CENG 342 Digital Systems Review Larry Pyeatt SDSM&T Xilinx - PowerPoint PPT Presentation

Oct 04, 2022 •457 likes •544 views

CENG 342 Digital Systems Review Larry Pyeatt SDSM&T Xilinx Vivado Installation Start early, it may take hours or days. . . . Download the Vivado Design Suite 2019.2 Web Installer (You will have to create a Xilinx account.) The NEXYS

CENG 342 – Digital Systems Review Larry Pyeatt SDSM&T
Xilinx Vivado Installation Start early, it may take hours or days. . . . Download the Vivado Design Suite 2019.2 Web Installer (You will have to create a Xilinx account.) The NEXYS A7 board is used in our class Run the web installer. You will have to enter your Xilinx account credentials. When it gets to the product selection screen, choose Vivado. When it asks you to choose an edition, select Vivado HL Design Edition. On Linux, you probably want to change the install directory from work to opt .
Logic Gates Basic logic gates AND 0 if at least one input is 0 OR 1 if at least one input is 1 NOT 1 if input is 0, 0 if input is 1 NAND NOT+AND: 1 if at least one input is 0 NOR 0 if at least one input is 1 XOR exclusive or: 1 if one and only one input is 1 XOR represents the inequality function (1 if the inputs are not the same otherwise the output is 0). Truth table Lists output for each possible input combination: one column for each input variable (for example, A, B and C), and one final column (for example, F) for all possible results of the logical operation
Truth Tables A B F A B F 0 0 0 0 0 0 A A F F B 0 1 0 B 0 1 1 1 0 0 1 0 1 AND OR 1 1 1 1 1 1 A B F A F 0 0 1 A F A F 0 1 B 0 1 1 1 0 1 0 1 NOT NAND 1 1 0 A B F A B F 0 0 1 0 0 0 A A F F B 0 1 0 B 0 1 1 1 0 0 1 0 1 NOR XOR 1 1 0 1 1 0
Logic Functions Logical functions can be expressed in several ways: Truth table Logical expressions Graphical form HDL code Example: A B B A + BC BC C
Logic Functions Truth table: Graphical form: A B C F A 0 0 0 0 0 1 B B A + BC 0 1 0 BC 0 1 1 C 1 0 0 Logical expression: 1 0 1 1 1 0 F = A + BC 1 1 1
Combinational Logic Circuits All signals are feed-forward (no feedback paths). Examples: Adder Subtractor Decoder Multiplexer Priority encoder etc. ANY combinational logic circuit can be described with a truth table.
Sequential Logic Circuits Outputs depend on external inputs and the present “state” of the circuit. This implies that there are storage elements which store the current state. Examples: Counter Traffic light controller Sequence detector etc. ANY sequential logic circuit can be described with a state diagram.

Download Presentation

Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend

CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&T Overview VHDL is a

CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&T Overview VHDL is a popular language for describing digital hardware and widely used by industry worldwide VHDL is an acronym for VHSIC (Very High Speed Integrated

441 views • 10 slides

CENG 342 Digital Systems Constants and Generics Larry Pyeatt SDSM&T 4-to-1 Mulitplexer

CENG 342 Digital Systems Constants and Generics Larry Pyeatt SDSM&T 4-to-1 Mulitplexer Schematic and Truth Table Boolean function: F = i 0 sel 1 sel 0 + i 1 sel 1 sel 0 + i 2 sel 1 sel 0 + i 3 sel 1 sel 0 Routing circuits Conditional

295 views • 12 slides

CENG 342 Digital Systems Barrel Shifter Larry Pyeatt SDSM&T Barrel Shifter: Definition

CENG 342 Digital Systems Barrel Shifter Larry Pyeatt SDSM&T Barrel Shifter: Definition A barrel shifter is a digital circuit that can shift a data word by a specified number of bits without the use of any sequential logic. In other

265 views • 9 slides

CENG 342 Digital Systems Hexadecimal Digit to Seven-segment LED Decoder Larry Pyeatt

CENG 342 Digital Systems Hexadecimal Digit to Seven-segment LED Decoder Larry Pyeatt SDSM&T 7-segment LED display A 7-segment LED is configured active low (segment is lit when the control signal is 0). Why? 4-bit input as a

374 views • 13 slides

CENG 342 Digital Systems A Combinational Logic Circuit in VHDL Larry Pyeatt SDSM&T

CENG 342 Digital Systems A Combinational Logic Circuit in VHDL Larry Pyeatt SDSM&T Testbench VHDL code can be simulated in a computer to verify the correctness. After simulation, the code can be synthesized to a physical device. For

179 views • 16 slides

CENG 342 Digital Systems LED Time-multiplexing Larry Pyeatt SDSM&T 7-segment Display

CENG 342 Digital Systems LED Time-multiplexing Larry Pyeatt SDSM&T 7-segment Display The Nexys A7 board has eight 7-segment LED displays. They share 8 signals specifying which segments to light, and each display has its own anode which

333 views • 29 slides

CENG 342 Digital Systems Generate Statement and Using Components Larry Pyeatt SDSM&T The

CENG 342 Digital Systems Generate Statement and Using Components Larry Pyeatt SDSM&T The generate Statement Allows the programmer to instantiate an array of entities/components. Syntax: 1 label: for parameter in range generate

360 views • 7 slides

CENG 342 Digital Systems LPU Computer Larry Pyeatt SDSM&T LPU Computer BRclk Memory

CENG 342 Digital Systems LPU Computer Larry Pyeatt SDSM&T LPU Computer BRclk Memory buttons[4:0] BRclk RXD RXD clkgen address[15:0] TXD clock TXD clk_in1 buttons[4:0] data_out[15:0] clk_reset_i irst_reg I0 O clk100_ce

245 views • 9 slides

CENG 342 Digital Systems Register-Transfer (RT) Level Combinational Circuit Larry Pyeatt

CENG 342 Digital Systems Register-Transfer (RT) Level Combinational Circuit Larry Pyeatt SDSM&T RT-Level Description Gate-level Design RT-level Design (module-level) Adders Comparators Decoders Multiplexers VHDL operators and

344 views • 18 slides

CENG 342 Digital Systems Tabular Minimization Larry Pyeatt SDSM&T Tabular Minimization

CENG 342 Digital Systems Tabular Minimization Larry Pyeatt SDSM&T Tabular Minimization Karnaugh Maps are good for up to six input variables, but cannot be extended beyond that. Karnaugh Maps are not easily implemented in a computer

447 views • 32 slides

CENG 342 Digital Systems Routing with a Process Larry Pyeatt SDSM&T Process Statements

CENG 342 Digital Systems Routing with a Process Larry Pyeatt SDSM&T Process Statements inside a process are written as if they will be executed sequentially . The process is actually a concurrent statement (or set of concurrent

520 views • 11 slides

CENG 342 Digital Systems Shift Registers Larry Pyeatt SDSM&T Compare Two Circuits What

CENG 342 Digital Systems Shift Registers Larry Pyeatt SDSM&T Compare Two Circuits What is the difference between these two circuits? What are their functions? d q d q d q d q I 3 I 2 I 1 I 0 clk clk clk clk R Q 3 Q 2 Q 1 Q

1.07k views • 9 slides

CENG 342 Digital Systems Routing Circuits Larry Pyeatt SDSM&T Routing Circuit

CENG 342 Digital Systems Routing Circuits Larry Pyeatt SDSM&T Routing Circuit Concurrent assignment statements: Conditional signal assignment and Selected signal assignment Instead of being executed sequentially, statements are mapped

290 views • 9 slides

CENG 342 Digital Systems Algorithmic State Machine with Datapath (ASMD) Larry Pyeatt

CENG 342 Digital Systems Algorithmic State Machine with Datapath (ASMD) Larry Pyeatt SDSM&T Finite State Machine Review Any Finite state machine with two inputs, two Mealy outputs, two Moore outputs, and up to four states can be

515 views • 28 slides

CENG 342 Digital Systems Simplified Floating-point Adder Larry Pyeatt SDSM&T Binary

CENG 342 Digital Systems Simplified Floating-point Adder Larry Pyeatt SDSM&T Binary Floating Point Representation Floating point number consists of three components: sign bit, exponent, and mantissa. Example: 12.75: sign is + , exponent

253 views • 12 slides

CENG 342 Digital Systems Regular Sequential Circuit Larry Pyeatt SDSM&T Mealy vs Moore

CENG 342 Digital Systems Regular Sequential Circuit Larry Pyeatt SDSM&T Mealy vs Moore Moore machine is a finite-state machine whose output values are determined solely by its current state. Mealy machine is a finite-state machine

260 views • 14 slides

Logic Synthesis Page 1 Introduction to Digital VLSI Logic Synthesis Course Outline Design

Introduction to Digital VLSI Logic Synthesis Logic Synthesis Page 1 Introduction to Digital VLSI Logic Synthesis Course Outline Design Compiler Overview Some Words about Physical Compiler Coding Styles Partitioning

986 views • 56 slides

Verilog 1 / 10 What it is Verilog is hardware description language Describes the functions

Verilog 1 / 10 What it is Verilog is hardware description language Describes the functions of a hardware circuit Can be used to test circuits also Looks similar to C ( + , - , != , ~ , etc) Multiple parts can run in parallel (just

248 views • 10 slides

Warmup You are asked organize the Boston Marathons, which this year will be fi ve separate races

Warmup You are asked organize the Boston Marathons, which this year will be fi ve separate races on the same course. In each race, the fastest runner will take at least 2 hours, and the slowest runner will fi nish in 5 hours or less. Multiple

823 views • 11 slides

Computer Architecture Summer 2020 Basics of Logic Design: Boolean Algebra, Logic Gates, and the

ECE/CS 250 Computer Architecture Summer 2020 Basics of Logic Design: Boolean Algebra, Logic Gates, and the ALU (Combinational Logic) Tyler Bletsch Duke University Slides are derived from work by Daniel J. Sorin (Duke), Alvy Lebeck (Duke),

1k views • 71 slides

Combinational Logic Prof. Usagi 2 Recap: Logic Design?

Combinational Logic Prof. Usagi 2 Recap: Logic Design? https://www.britannica.com/technology/logic-design 3 Recap: Analog v.s. digital signals 0.5? 0.4? 0.45? Anything within this wide 0.445? 0.4445? or range is considered as 1

473 views • 43 slides

Lecture 7: Logic design Binary digital logic circuits: Two voltage levels (ground and

Lecture 7: Logic design Binary digital logic circuits: Two voltage levels (ground and supply voltage) for 0 and 1 Built from transistors used as on/off switches Analog circuits not very suitable for generic computing Digital

411 views • 17 slides

Basics of Digital Logic Design 0 1 1 0 1 0 0 1 1 1 0 1 0 1 1 0 1 1 0 0 1 1 1

Signals, Logic Operations and Gates CSE 675.02: Introduction to Computer Rather than referring to voltage levels of signals, we shall consider Architecture signals that are logically 1 or 0 (or asserted or de-asserted). Logic XOR NOT AND

189 views • 8 slides

Point-Free Templates European LLVM Developers Meeting 2018 Andrew Gozillon, Dr. Paul Keir School

Point-Free Templates European LLVM Developers Meeting 2018 Andrew Gozillon, Dr. Paul Keir School of Engineering and Computing University of the West of Scotland, Paisley Campus April 17th, 2018 Introduction C++ template metaprogramming is

258 views • 23 slides

CENG 342 Digital Systems Review Larry Pyeatt SDSM&T Xilinx - PowerPoint PPT Presentation

CENG 342 Digital Systems Review Larry Pyeatt SDSM&T Xilinx Vivado Installation Start early, it may take hours or days. . . . Download the Vivado Design Suite 2019.2 Web Installer (You will have to create a Xilinx account.) The NEXYS

CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&amp;T Overview VHDL is a

CENG 342 Digital Systems Constants and Generics Larry Pyeatt SDSM&amp;T 4-to-1 Mulitplexer

CENG 342 Digital Systems Barrel Shifter Larry Pyeatt SDSM&amp;T Barrel Shifter: Definition