Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical - - PowerPoint PPT Presentation

mixed signal vlsi design course code ee719 department
SMART_READER_LITE
LIVE PREVIEW

Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical - - PowerPoint PPT Presentation

Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture 2: January 14, 2019 Instructor Name: M. Shojaei Baghini E-Mail ID: mshojaei@ee.iitb.ac.in 1 2 2 Module 1 Sampling Concept and Bandwidth Limitation


slide-1
SLIDE 1

1

Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture 2: January 14, 2019

Instructor Name: M. Shojaei Baghini E-Mail ID: mshojaei@ee.iitb.ac.in

slide-2
SLIDE 2

2 2

IIT-Bombay Lecture 2 M. Shojaei Baghini

Module 1 Sampling Concept and Bandwidth Limitation

slide-3
SLIDE 3

3 3

IIT-Bombay Lecture 2 M. Shojaei Baghini

Reference

  • Sections 1 to 4, Chapter: Discrete-Time Signals

Analog Integrated Circuit Design, 2nd edition, 2012 onwards

  • T. C. Carusone, D. A. Johns and K. W. Martin
  • Data Conversion Handbook,

Analog Devices, Chapter 2, 2005

slide-4
SLIDE 4

4 4

IIT-Bombay Lecture 2 M. Shojaei Baghini

Bridge Between Analog and Digital Domains

Analog Domain Digital Domain Conditioning A/D Conversion D/A Conversion Smoothing and Equalization

slide-5
SLIDE 5

5 5

IIT-Bombay Lecture 2 M. Shojaei Baghini

Basic Terms

Signal Domain

  • Analog Domain
  • Quantized Domain
  • Digital Domain

Time Domain

  • Continuous-time Domain
  • Discrete-time Domain

Analog: Continuous time and continuous signal value Discrete time: Discrete time and continuous signal value Digital: Discrete time and quantized signal value but represented with bits Notice: In some literatures “amplitude” is used but it’s better to use “value”.

slide-6
SLIDE 6

6 6

IIT-Bombay Lecture 2 M. Shojaei Baghini

Discrete in Time and Discrete in Signal Value

Source: Boris Murmann, 2013

slide-7
SLIDE 7

7 7

IIT-Bombay Lecture 2 M. Shojaei Baghini

Implications of Discrete in Time and Discrete in Signal Value

  • Discrete-time observation implies to take samples of the

signal ideally at discrete sampling times and practically discrete time intervals. ⟹ Limitation on the signal bandwidth

ω

|X(ω)|

Wb

  • Wb
slide-8
SLIDE 8

8 8

IIT-Bombay Lecture 2 M. Shojaei Baghini

How much is the bandwidth limitation?

Nyquist Classic Theorem 1924 (It can be violated in some cases without loosing the main information)

Source: Data Conversion Handbook, Analog Devices, Chapter 1 2005

fs

slide-9
SLIDE 9

9 9

IIT-Bombay Lecture 2 M. Shojaei Baghini

Ideal Uniform Sampling: Multiplication of Input Signal by Train of Uniform Impulses

´

Xs(t) X(t) s(t) …… …… T Ideal s(t)

!" # = ! # ⊗ 1 ' (

)*+, )*-,

. # − 0#

" = 1

' (

)*+, )*-,

! # − 0#

"

slide-10
SLIDE 10

10 10

IIT-Bombay Lecture 2 M. Shojaei Baghini

Ideal Sampling (Impulse Sampling) Repetition in Frequency Domain Bandwidth Constraint

fs - Wb > Wb ⇒ fs > 2Wb (Nyquist Rate: Avoiding Aliasing)

  • 2/T -1/T

Wb Repetition of information in frequency domain "# $ = " $ ⊗ 1 ( )

*+,- *+.-

/ $ − 1$

# = 1

( )

*+,- *+.-

" $ − 1$

#

slide-11
SLIDE 11

11 11

IIT-Bombay Lecture 2 M. Shojaei Baghini

  • What are the conditions at which sampling

rate of below Nyquist rate may be used? What is the real meaning of BW in this context?

  • Does Nyquist rate sampling result in perfect

signal retrieve? ωN

|X(ω)|

2!WbN/ωs

  • 2!WbN/ωs

Repetition of Information in Frequency Bands 2!

slide-12
SLIDE 12

12 12

IIT-Bombay Lecture 2 M. Shojaei Baghini

Example: Sampling without Aliasing

Source: Boris Murmann, 2013

slide-13
SLIDE 13

13 13

IIT-Bombay Lecture 2 M. Shojaei Baghini

Example 1: Sampling with Aliasing

Source: Boris Murmann, 2013

slide-14
SLIDE 14

14 14

IIT-Bombay Lecture 2 M. Shojaei Baghini

Example 2: Sampling with Aliasing

Source: Boris Murmann, 2013

slide-15
SLIDE 15

15 15

IIT-Bombay Lecture 2 M. Shojaei Baghini

Aliasing Examples

Images (aliases) at |±mfs ±fa|, m =1,2,3,…

Source: Data Conversion Handbook, Analog Devices, Chapter 2, 2005

slide-16
SLIDE 16

16 16

IIT-Bombay Lecture 2 M. Shojaei Baghini

Aliasing Examples

Source: Boris Murmann, 2013

  • Folded back to the low frequency (same as down conversion)
  • Anti-aliasing filter is required to limit the bandwidth.
slide-17
SLIDE 17

17 17

IIT-Bombay Lecture 2 M. Shojaei Baghini

End of Lecture 2

slide-18
SLIDE 18

1

Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture 3: January 16, 2020

Instructor Name: M. Shojaei Baghini E-Mail ID: mshojaei@ee.iitb.ac.in

slide-19
SLIDE 19

2 2

IIT-Bombay Lecture 3 M. Shojaei Baghini

Module 2 Z-Transform, Discrete Fourier Transform and Non-ideal Sampling

slide-20
SLIDE 20

3 3

IIT-Bombay Lecture 3 M. Shojaei Baghini

References

  • Sections 1 to 4, Chapter: Discrete-Time Signals

Analog Integrated Circuit Design, 2nd edition, 2012 onwards

  • T. C. Carusone, D. A. Johns and K. W. Martin
slide-21
SLIDE 21

4 4

IIT-Bombay Lecture 3 M. Shojaei Baghini

Definition of Z-Transform Moving from s Domain to z Domain

1 | | , < Þ < W = \ = = W + =

W +

z T e e z j s

T j T Ts

s w s

s

slide-22
SLIDE 22

5 5

IIT-Bombay Lecture 3 M. Shojaei Baghini

Box or Rectangular Pulse Function

! " → $ % X(t) → ! −% '()* %+)*"(,)?

slide-23
SLIDE 23

6 6

IIT-Bombay Lecture 3 M. Shojaei Baghini

Ideal Sampling Fourier Transform of Sampled Signal

ω = Ω × T

slide-24
SLIDE 24

7 7

IIT-Bombay Lecture 3 M. Shojaei Baghini

A Typical Simple T&H Circuit

What happens to the signal spectrum due to the T&H operation as compared to the impulse sampling? Zero order hold

T

With ideal switch 1st order hold?

slide-25
SLIDE 25

8 8

IIT-Bombay Lecture 3 M. Shojaei Baghini

Non-ideal Sampling (S & H) but with Ideal Switch!

  • Track & Hold with Ttrack << T
  • r variation of the input signal during tracking is

negligible. p(t) is a pulse with unit amplitude and width of T. P(f) is a Sinc function. t

p(t)

T 1

) ( ) ( fT Sinc e T P

fT j

´ ´ = W

  • p
slide-26
SLIDE 26

9 9

IIT-Bombay Lecture 3 M. Shojaei Baghini

Non-ideal Sampling - (S & H) but with Ideal Switch! Zero order hold

T w = WT

å å å ò å ò å

+¥ =

  • ¥

=

  • ¥

=

  • ¥

=

  • ¥

¥

  • ¥

= ¥ ¥

  • ¥

=

  • ´

´ = ´ = ÷ ø ö ç è æ = =

  • =

÷ ø ö ç è æ

  • m

m s jn n jn n t j n t j n

mf f X T fT Sinc T P X P e nT x e P nT x dt e nT t p nT x dt e nT t p nT x ) ( 1 ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( w w w w

w w w w

slide-27
SLIDE 27

10 10

IIT-Bombay Lecture 3 M. Shojaei Baghini

Non-ideal Sampling (S & H) but with Ideal Switch! w = WT

Zero order hold

Track & Hold with Ttrack << T

slide-28
SLIDE 28

11 11

IIT-Bombay Lecture 3 M. Shojaei Baghini

Example by Illustration

Source: Boris Murmann, 2013

slide-29
SLIDE 29

12 12

IIT-Bombay Lecture 3 M. Shojaei Baghini

End of Lecture 3