eced2200 digital circuits
play

ECED2200 Digital Circuits Serial Protocols, Registers, Shift - PowerPoint PPT Presentation

ECED2200 Digital Circuits Serial Protocols, Registers, Shift Registers 23/07/2012 Colin OFlynn - CC BY-SA 1 General Notes See updates to these slides: www.newae.com/teaching These slides licensed under Creative Commons


  1. ECED2200 – Digital Circuits Serial Protocols, Registers, Shift Registers 23/07/2012 Colin O’Flynn - CC BY-SA 1

  2. General Notes See updates to these slides: www.newae.com/teaching • These slides licensed under ‘Creative Commons Attribution-ShareAlike 3.0 • Unported License’ These slides are not the complete course – they are extended in-class • You will find the following references useful, see • www.newae.com/teaching for more information/links: The book “Bebop to the Boolean Boogie” which is available to Dalhousie Students – Course notes (covers almost everything we will discuss in class) – Various websites such as e.g.: www.play-hookey.com – The book “Contemporary Logic Design”, which was used in previous iterations of the – class and you may have already 23/07/2012 Colin O’Flynn - CC BY-SA 2

  3. REGISTERS 23/07/2012 Colin O’Flynn - CC BY-SA 3

  4. 23/07/2012 Colin O’Flynn - CC BY-SA 4

  5. Registers 23/07/2012 Colin O’Flynn - CC BY-SA 5

  6. SHIFT REGISTERS 23/07/2012 Colin O’Flynn - CC BY-SA 6

  7. Serial to Parallel Shift Register 23/07/2012 Colin O’Flynn - CC BY-SA 7

  8. Serial to Parallel Shift Register 23/07/2012 Colin O’Flynn - CC BY-SA 8

  9. Serial to Parallel Shift Register 23/07/2012 Colin O’Flynn - CC BY-SA 9

  10. Serial to Parallel Shift Register 23/07/2012 Colin O’Flynn - CC BY-SA 10

  11. SERIAL PROTOCOLS 23/07/2012 Colin O’Flynn - CC BY-SA 11

  12. General Characteristics of Serial • Bit Rate • MSB/LSB First • Length of data • Control Lines 23/07/2012 Colin O’Flynn - CC BY-SA 12

  13. Serial Peripheral Interface (SPI) • Four lines: – Data In – Data Out – Clock – Slave Select 23/07/2012 Colin O’Flynn - CC BY-SA 13

  14. SPI Images by Colin M.L. Burnett published under CC BY-SA License 23/07/2012 Colin O’Flynn - CC BY-SA 14

  15. SPI Images by Colin M.L. Burnett published under CC BY-SA License 23/07/2012 Colin O’Flynn - CC BY-SA 15

  16. SPI SCK SS Images by Colin M.L. Burnett published under CC BY-SA License 23/07/2012 Colin O’Flynn - CC BY-SA 16

  17. Inter-IC (I 2 C) • Two lines: – Clock – Bidirectional Data 23/07/2012 Colin O’Flynn - CC BY-SA 17

  18. I 2 C Images by Colin M.L. Burnett published under CC BY-SA License 23/07/2012 Colin O’Flynn - CC BY-SA 18

  19. Inter-IC (I 2 C) Images by Marcin Florvan released into public domain 23/07/2012 Colin O’Flynn - CC BY-SA 19

  20. Asynchronous Serial • Two lines typically: – Data In – Data Out 23/07/2012 Colin O’Flynn - CC BY-SA 20

  21. Asynchronous Serial 23/07/2012 Colin O’Flynn - CC BY-SA 21

  22. Universal Serial Bus (USB) • Two Lines – D+, D- = Both Data Lines 23/07/2012 Colin O’Flynn - CC BY-SA 22

  23. Summary • ECED Class Notes • Bebop to the Boolean Boogie 23/07/2012 Colin O’Flynn - CC BY-SA 23

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend


More recommend