vhdl circuitos aritm ticos
play

VHDL Circuitos Aritmticos 1 MC602 2011 Tpicos IC-UNICAMP - PowerPoint PPT Presentation

Nov 02, 2022 •436 likes •638 views

MC 602 IC-UNICAMP IC/Unicamp 2011s2 Prof Mario Crtes VHDL Circuitos Aritmticos 1 MC602 2011 Tpicos IC-UNICAMP Somador/subtrator Somador com overflow Diferentes implementaes de somadores com VHDL 2 MC602

  1. MC 602 IC-UNICAMP IC/Unicamp 2011s2 Prof Mario Côrtes VHDL Circuitos Aritméticos 1 MC602 – 2011

  2. Tópicos IC-UNICAMP • Somador/subtrator • Somador com overflow • Diferentes implementações de somadores com VHDL 2 MC602 – 2011

  3. Full-adder IC-UNICAMP s i+1 = x i xor y i xor c i 3 MC602 – 2011

  4. Full-adder (VHDL) IC-UNICAMP LIBRARY ieee ; USE ieee.std_logic_1164.all ; ENTITY fulladd IS PORT ( Cin, x, y : IN STD_LOGIC ; s, Cout : OUT STD_LOGIC ) ; END fulladd ; ARCHITECTURE LogicFunc OF fulladd IS BEGIN s <= x XOR y XOR Cin ; Cout <= (x AND y) OR (Cin AND x) OR (Cin AND y) ; END LogicFunc ; Figure 5.23 VHDL code for the full-adder 4 MC602 – 2011

  5. Full-adder Package (VHDL) IC-UNICAMP LIBRARY ieee ; USE ieee.std_logic_1164.all ; PACKAGE fulladd_package IS COMPONENT fulladd PORT (Cin, x, y : IN STD_LOGIC ; s, Cout : OUT STD_LOGIC ) ; END COMPONENT ; END fulladd_package ; Figure 5.25 Declaration of a package 5 MC602 – 2011

  6. Somador Ripple Carry IC-UNICAMP • Atraso para um somador de n bits: t ripple = Nt FA Onde t FA é o atraso de um full adder A 31 B 31 A 30 B 30 A 1 B 1 A 0 B 0 C out C in + + + + C 30 C 29 C 1 C 0 S 31 S 30 S 1 S 0 6 MC602 – 2011

  7. 4-bit Ripple Carry Adder (sinais) IC-UNICAMP LIBRARY ieee ; USE ieee.std_logic_1164.all ; USE work.fulladd_package.all ; ENTITY adder4 IS PORT ( Cin : IN STD_LOGIC ; x3, x2, x1, x0 : IN STD_LOGIC ; y3, y2, y1, y0 : IN STD_LOGIC ; s3, s2, s1, s0 : OUT STD_LOGIC ; Cout : OUT STD_LOGIC ) ; END adder4 ; ARCHITECTURE Structure OF adder4 IS SIGNAL c1, c2, c3 : STD_LOGIC ; BEGIN stage0: fulladd PORT MAP ( Cin, x0, y0, s0, c1 ) ; stage1: fulladd PORT MAP ( c1, x1, y1, s1, c2 ) ; stage2: fulladd PORT MAP ( c2, x2, y2, s2, c3 ) ; stage3: fulladd PORT MAP ( x => x3, y => y3, Cin => c3, Cout => Cout, s => s3 ) ; END Structure ; Figure 5.26 Using a package for the four-bit adder 7 MC602 – 2011

  8. 4-bit Ripple Carry Adder (vetores) IC-UNICAMP LIBRARY ieee ; USE ieee.std_logic_1164.all ; USE work.fulladd_package.all ; ENTITY adder4 IS PORT (Cin : IN STD_LOGIC ; X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ; S : OUT STD_LOGIC_VECTOR(3 DOWNTO 0) ; Cout : OUT STD_LOGIC ) ; END adder4 ; ARCHITECTURE Structure OF adder4 IS SIGNAL C : STD_LOGIC_VECTOR(1 TO 3) ; BEGIN stage0: fulladd PORT MAP ( Cin, X(0), Y(0), S(0), C(1) ) ; stage1: fulladd PORT MAP ( C(1), X(1), Y(1), S(1), C(2) ) ; stage2: fulladd PORT MAP ( C(2), X(2), Y(2), S(2), C(3) ) ; stage3: fulladd PORT MAP ( C(3), X(3), Y(3), S(3), Cout ) ; END Structure ; Figure 5.27 A four-bit adder defined using multibit signals 8 MC602 – 2011

  9. Descrição Comportamental IC-UNICAMP LIBRARY ieee ; USE ieee.std_logic_1164.all ; USE ieee.std_logic_signed.all ; ENTITY adder16 IS PORT ( X, Y : IN STD_LOGIC_VECTOR(15 DOWNTO 0) ; S : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ) ; END adder16 ; ARCHITECTURE Behavior OF adder16 IS BEGIN S <= X + Y ; END Behavior ; Figure 5.28 VHDL code for a 16-bit adder 9 MC602 – 2011

  10. Somador/Subtrator IC-UNICAMP K 2 = (p n-1 … p 0 ) + 1 = K 1 (P) + 1 y y y n 1 – 1 0 Add ⁄ Sub control x x x n 1 – 1 0 c c n -bit adder 0 n s s s n 1 – 1 0 Figure 5.13 Adder/subtractor unit 10 MC602 – 2011

  11. 4-bit Ripple Carry Adder (vetores) IC-UNICAMP + overflow LIBRARY ieee ; USE ieee.std_logic_1164.all ; USE work.fulladd_package.all ; ENTITY adder4 IS PORT (Cin : IN STD_LOGIC ; X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ; S : OUT STD_LOGIC_VECTOR(3 DOWNTO 0) ; Cout, Overflow : OUT STD_LOGIC ) ; END adder4 ; ARCHITECTURE Structure OF adder4 IS SIGNAL C : STD_LOGIC_VECTOR(1 TO 4) ; BEGIN stage0: fulladd PORT MAP ( Cin, X(0), Y(0), S(0), C(1) ) ; stage1: fulladd PORT MAP ( C(1), X(1), Y(1), S(1), C(2) ) ; stage2: fulladd PORT MAP ( C(2), X(2), Y(2), S(2), C(3) ) ; stage3: fulladd PORT MAP ( C(3), X(3), Y(3), S(3), C(4) ) ; Overflow <= C(3) XOR C(4); Cout <= C(4); END Structure ; 11 MC602 – 2011

  12. Descrição Comportamental Como incluir overflow? IC-UNICAMP LIBRARY ieee ; USE ieee.std_logic_1164.all ; USE ieee.std_logic_signed.all ; ENTITY adder16 IS PORT ( X, Y : IN STD_LOGIC_VECTOR(15 DOWNTO 0) ; S : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ) ; END adder16 ; ARCHITECTURE Behavior OF adder16 IS BEGIN S <= X + Y ; END Behavior ; Figure 5.28 VHDL code for a 16-bit adder 12 MC602 – 2011

  13. 16-bit Adder com Overflow IC-UNICAMP LIBRARY ieee ; USE ieee.std_logic_1164.all ; USE ieee.std_logic_signed.all ; ENTITY adder16 IS PORT ( Cin : IN STD_LOGIC ; X, Y : IN STD_LOGIC_VECTOR(15 DOWNTO 0) ; S : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ; Cout,Overflow : OUT STD_LOGIC ) ; END adder16 ; ARCHITECTURE Behavior OF adder16 IS SIGNAL Sum : STD_LOGIC_VECTOR(16 DOWNTO 0) ; BEGIN Sum <= ('0' & X) + Y + Cin ; S <= Sum(15 DOWNTO 0) ; Cout <= Sum(16) ; Overflow <= Sum(16) XOR X(15) XOR Y(15) XOR Sum(15) ; END Behavior ; Figure 5.29 A 16-bit adder with carry and overflow 13 MC602 – 2011

  14. Codificação em BCD IC-UNICAMP “No mundo há 10 tipos de pessoas: as que sabem contar em binário e as que não sabem” 14 MC602 – 2011

  15. BCD IC-UNICAMP Table 5.3 Binary-coded decimal digits 15 MC602 – 2011

  16. Adição Usando BCD IC-UNICAMP Passou de 10? Remove 10: X 0 1 1 1 7 S – 10 = S – 9 – 1 + Y + 0 1 0 1 + 5 = S + K 2 (9 10 ) - 1 Z 1 1 0 0 12 = S + K 1 (9 10 ) + 1 - 1 + 0 1 1 0 = S + not (1001 2 ) = S + 0110 2 carry 1 0 0 1 0 = S + 6 10 S = 2 Raciocínio Alternativo X 1 0 0 0 8 Passou de 10? + Y + 1 0 0 1 + 9 Remove 10 (carry=1) Z 1 0 0 0 1 17 S – 10 = S – (16 – 6) + 0 1 1 0 = S + 6 – 16 carry 1 0 1 1 1 = (S + 6) – 16 S = 7 soma carry 16 MC602 – 2011

  17. Somador de um Dígito BCD IC-UNICAMP x 3 x 2 x 1 x y 3 y 2 y 1 y 0 0 d Four-bit out c adder in z z z z 3 2 1 0 z 3 z 2 z 1 z 0 + 0 1 1 0 c out = 1 ? c out = d out + z 2 z 3 + z 1 z 3 Two-bit adder c s s s s out 3 2 1 0 Figure 5.40 Circuit for a one-digit BCD adder 17 MC602 – 2011

  18. Somador em BCD IC-UNICAMP X Y c in 4-bit adder carry-out Z Detect if sum > 9 > 6 0 MUX Adjust c out 0 4-bit adder S Figure 5.37 Block diagram for a one-digit BCD adder 18 MC602 – 2011

  19. Somador BCD IC-UNICAMP LIBRARY ieee ; USE ieee.std_logic_1164.all ; USE ieee.std_logic_unsigned.all ; ENTITY BCD IS PORT ( X, Y: IN STD_LOGIC_VECTOR(3 DOWNTO 0) ; S: OUT STD_LOGIC_VECTOR(4 DOWNTO 0) ) ; END BCD ; ARCHITECTURE Behavior OF BCD IS SIGNAL Z : STD_LOGIC_VECTOR(4 DOWNTO 0) ; SIGNAL Adjust : STD_LOGIC ; BEGIN Z <= ('0' & X) + Y ; Adjust <= '1' WHEN Z > 9 ELSE '0' ; S <= Z WHEN (Adjust = '0') ELSE Z + 6 ; END Behavior ; Figure 5.38 VHDL code for a one-digit BCD adder 19 MC602 – 2011

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend

Hardware Design with VHDL VHDL Essentials I ECE 443 Fundamental Elements of VHDL A VHDL program

Hardware Design with VHDL VHDL Essentials I ECE 443 Fundamental Elements of VHDL A VHDL program

Hardware Design with VHDL VHDL Essentials I ECE 443 Fundamental Elements of VHDL A VHDL program consists of a collection of design units , each of which is defined using three components Library and Package Declaration library IEEE; use

199 views • 15 slides
Hardware Design with VHDL Synthesis of VHDL Code ECE 443 Synthesis of VHDL Code This slide set

Hardware Design with VHDL Synthesis of VHDL Code ECE 443 Synthesis of VHDL Code This slide set

Hardware Design with VHDL Synthesis of VHDL Code ECE 443 Synthesis of VHDL Code This slide set covers Fundamental limitation of EDA software Realization of VHDL operator Realization of VHDL data type VHDL synthesis flow

511 views • 34 slides
Hardware Design with VHDL VHDL Basics ECE 443 Skeleton of a Basic VHDL Program This slide set

Hardware Design with VHDL VHDL Basics ECE 443 Skeleton of a Basic VHDL Program This slide set

Hardware Design with VHDL VHDL Basics ECE 443 Skeleton of a Basic VHDL Program This slide set covers the components to a basic VHDL program, including lexical ele- ments, program format, data types and operators A VHDL program consists of a

502 views • 34 slides
Hardware Design with VHDL VHDL I ECE 443 VHDL Introduction A language for describing the

Hardware Design with VHDL VHDL I ECE 443 VHDL Introduction A language for describing the

Hardware Design with VHDL VHDL I ECE 443 VHDL Introduction A language for describing the structural, physical and behavioral characteristics of digital systems. VHDL is used to attain several goals: Synthesis of digital systems.

539 views • 11 slides
VHDL VHDL - Flaxer Eli Ch 1 - 1 Inroduction Course Objectives Affected Write functionally

VHDL VHDL - Flaxer Eli Ch 1 - 1 Inroduction Course Objectives Affected Write functionally

Chapter 1 Introduction to VHDL VHDL VHDL - Flaxer Eli Ch 1 - 1 Inroduction Course Objectives Affected Write functionally correct and well-documented VHDL code , intended for either simulation or synthesis, of any combinational or

245 views • 7 slides
VHDL VHDL - Flaxer Eli Ch 8 - 1 VHDL - Flaxer Eli Ch 8 - 2 Structural Modeling Structural

VHDL VHDL - Flaxer Eli Ch 8 - 1 VHDL - Flaxer Eli Ch 8 - 2 Structural Modeling Structural

Chapter 8 Outline Structural Modeling Basic Example Component Declaration Component Instantiation Resolving Signal Value Generate Statement VHDL VHDL - Flaxer Eli Ch 8 - 1 VHDL - Flaxer Eli Ch 8 - 2 Structural Modeling

266 views • 5 slides
VHDL Description Models VHDL VHDL can be looked at as a model of a digital system

VHDL Description Models VHDL VHDL can be looked at as a model of a digital system

VHDL Description Models VHDL VHDL can be looked at as a model of a digital system Powerful alternative to schematic based design A change (transition) on the input may lead to a new system state and consequently a change of the

763 views • 15 slides
Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors: ECE: Jim Plusquellic FMAC: Craig Kief and Steve Suddarth Text: FPGA Prototyping By VHDL Examples, Xilinx Spartan-3 Version, Pong P. Chu, ISBN:

124 views • 8 slides
VHDL VHDL - Flaxer Eli Ch 2 - 1 Programmable Logic Review (last chapter) VHDL and

VHDL VHDL - Flaxer Eli Ch 2 - 1 Programmable Logic Review (last chapter) VHDL and

Chapter 2 Programmable Logic VHDL VHDL - Flaxer Eli Ch 2 - 1 Programmable Logic Review (last chapter) VHDL and programmable logic = best current solution for rapid design, implementation, testing, and documenting of complex digital

463 views • 11 slides
EITF35: Introduction to Structured VLSI Design Part 2.1.2: VHDL-2 Liang Liu

EITF35: Introduction to Structured VLSI Design Part 2.1.2: VHDL-2 Liang Liu

EITF35: Introduction to Structured VLSI Design Part 2.1.2: VHDL-2 Liang Liu liang.liu@eit.lth.se 1 Lund University / EITF35/ Liang Liu Outline VHDL Objects VHDL Data Types Operators in VHDL Optimizing VHDL Code Operator

907 views • 37 slides
Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor: Prof. Jim Plusquellic Text: RTL Harware Design Using VHDL: Coding for Efficiency, Portability, and Scalabil- ity, Pong P. Chu, ISBN-13:

482 views • 10 slides
CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&amp;T Overview VHDL is a

CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&amp;T Overview VHDL is a

CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&amp;T Overview VHDL is a popular language for describing digital hardware and widely used by industry worldwide VHDL is an acronym for VHSIC (Very High Speed Integrated

441 views • 10 slides
UMBC A N R Y L D A B M A L F T U M B C I O M 1 (March 29, 1998 4:05 pm) Y O

UMBC A N R Y L D A B M A L F T U M B C I O M 1 (March 29, 1998 4:05 pm) Y O

Principles of VLSI Design VHDL CMSC 491B/711 VHDL Introduction A language for describing the structural, physical and behavioral characteristics of digital systems. Execution of a VHDL program results in a simulation of the digital system.

719 views • 23 slides
VHDL Digital Systems 1 The designers guide to VHDL Peter J. Andersen Morgan Kaufman

VHDL Digital Systems 1 The designers guide to VHDL Peter J. Andersen Morgan Kaufman

VHDL Digital Systems 1 The designers guide to VHDL Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx 2 HDL Introduction VHDL (DoD project) and Verilog (private project) High level languages for

810 views • 62 slides
VHDL Test benches How to simulate VHDL code Use a simulation tool like e.g. ModelSim

VHDL Test benches How to simulate VHDL code Use a simulation tool like e.g. ModelSim

VHDL Test benches How to simulate VHDL code Use a simulation tool like e.g. ModelSim Test bench to apply stimuli/test inputs to the VHDL code Visual inspection through graphical output (waveform) Self checking test

1.1k views • 24 slides
VHDL for Logic Synthesis Overview Design Flow for Hardware Design VHDL coding for

VHDL for Logic Synthesis Overview Design Flow for Hardware Design VHDL coding for

VHDL for Logic Synthesis Overview Design Flow for Hardware Design VHDL coding for synthesis General guidelines for hardware designers This lecture includes the content from: Nitin Yogi, Modelling for Synthesis with VHDL, Auburn

697 views • 52 slides
Combinational Logic M. Sachdev, Dept. of Electrical &amp; Computer Engineering University of

Combinational Logic M. Sachdev, Dept. of Electrical &amp; Computer Engineering University of

ECE 223 Digital Circuits and Systems Combinational Logic M. Sachdev, Dept. of Electrical &amp; Computer Engineering University of Waterloo 1 Combinational Circuits consists of logic gates with outputs that are determined entirely by the

388 views • 18 slides
A New Family of High-Performance Parallel Decimal Multipliers* Alvaro Vzquez, Elisardo Antelo

A New Family of High-Performance Parallel Decimal Multipliers* Alvaro Vzquez, Elisardo Antelo

A New Family of High-Performance Parallel Decimal Multipliers* Alvaro Vzquez, Elisardo Antelo Paolo Montuschi Dept. of Electronic and Computer Science Dept. of Computer Engineering University of Santiago de Compostela Politecnico di Torino

500 views • 21 slides
Lazy Mathematicians A Lesson from NCTMs Triangle Congruence ARC Warm-Up Given: ABE,

Lazy Mathematicians A Lesson from NCTMs Triangle Congruence ARC Warm-Up Given: ABE,

Lazy Mathematicians A Lesson from NCTMs Triangle Congruence ARC Warm-Up Given: ABE, ABC, and BCD are equilateral. Question: Do triangles ABE and BCD have to be congruent? How do you know? Challenge 1 Challenge: Name

382 views • 10 slides
RTL for full adder library ieee; use ieee.std_logic_1164.all; entity andGate is port( A, B : in

RTL for full adder library ieee; use ieee.std_logic_1164.all; entity andGate is port( A, B : in

RTL for full adder library ieee; use ieee.std_logic_1164.all; entity andGate is port( A, B : in std_logic; F : out std_logic); end andGate; architecture func of andGate is begin F &lt;= A and B; end func; --*============================

882 views • 61 slides
Combinatorial networks- II Digital Systems M 1 Adder Lets see the truth table of a

Combinatorial networks- II Digital Systems M 1 Adder Lets see the truth table of a

Combinatorial networks- II Digital Systems M 1 Adder Lets see the truth table of a combinatorial network whose output values correspond to the numerical values of a 2-bit adder (Half Adder) ab Sum Carry 00 0

852 views • 64 slides
Logically Determined Design and Flow Computing with With NULL Convention Logic First

Logically Determined Design and Flow Computing with With NULL Convention Logic First

Logically Determined Design and Flow Computing with With NULL Convention Logic First Principles Karl Fant Feb, 2015 Materials of this conversation, slides and circuit movie, can be downloaded from karlfant.net/ytvideo The NULL Convention

542 views • 13 slides
Lecture 8 Logistics HW2 due Friday Shorter HW3 posted--- due Monday (materials covered

Lecture 8 Logistics HW2 due Friday Shorter HW3 posted--- due Monday (materials covered

Lecture 8 Logistics HW2 due Friday Shorter HW3 posted--- due Monday (materials covered in midterm1) p y ( ) soln out on Monday, late assignment not accepted Verilog tutorial (overview + handout): provided with Lab 4

493 views • 9 slides
Reconfigurable Computing Computing Reconfigurable Reconfigurable Architectures Architectures

Reconfigurable Computing Computing Reconfigurable Reconfigurable Architectures Architectures

Reconfigurable Computing Computing Reconfigurable Reconfigurable Architectures Architectures Reconfigurable Chapter 3.1 3.1 Chapter Prof. Dr.- -Ing. Jrgen Teich Ing. Jrgen Teich Prof. Dr. Lehrstuhl fr Hardware- -Software

487 views • 45 slides

More recommend