vhdl
play

VHDL VHDL - Flaxer Eli Ch 2 - 1 Programmable Logic Review (last - PDF document

Dec 09, 2022 •342 likes •463 views

Chapter 2 Programmable Logic VHDL VHDL - Flaxer Eli Ch 2 - 1 Programmable Logic Review (last chapter) VHDL and programmable logic = best current solution for rapid design, implementation, testing, and documenting of complex digital

  1. Chapter 2 Programmable Logic VHDL VHDL - Flaxer Eli Ch 2 - 1 Programmable Logic Review (last chapter) � VHDL and programmable logic = best current solution for rapid design, implementation, testing, and documenting of complex digital systems. � Standard 6-step design synthesis process � General flow of information through standard VHDL synthesis CAD tools � Features of the three VHDL CAD tools available (Warp2, Max+Plus2, and Workview) � VHDL code example and three architectural styles of VHDL VHDL - Flaxer Eli Ch 2 - 2 Programmable Logic Course Objectives Affected � Write VHDL code that can be implemented efficiently in a given technology device. � Describe and select the appropriate PLDs, CPLDs, and FPGAs from several popular vendors (e.g. Altera, Cypress, and Xilinx) that satisfy system requirements. VHDL - Flaxer Eli Ch 2 - 3 Programmable Logic 1

  2. Outline � What is programmable logic? � Why use programmable logic? � How it is programmed � How to compare devices � Cypress device details VHDL - Flaxer Eli Ch 2 - 4 Programmable Logic Programmable Logic Definitions � Digital integrated circuit – whose logic functions are determined by the application design engineer – and implemented locally � Many types of programmable logic – sometimes generically called PLDs (Programmable Logic Devices) – PAL – PLD – CPLD – FPGA VHDL - Flaxer Eli Ch 2 - 5 Programmable Logic Programmable Logic Definitions � PAL (Programmable Array Logic) – simple programmable And/Or array � PLD (Programmable Logic Device) – programmable And/Or array – include input/output flip-flops � CPLD (Complex Programmable Logic Device) – array of multiple PLD-like blocks – programmable interconnects between blocks � FPGA (Field Programmable Gate Array) – array of simple logic cells – interconnected via wires within routing channels VHDL - Flaxer Eli Ch 2 - 6 Programmable Logic 2

  3. Advantages of Programmable Logic � Design flexibility � Better design automation � Higher density, fewer packages � Less expensive � Lower power � Higher performance VHDL - Flaxer Eli Ch 2 - 7 Programmable Logic Programming Technologies � Interconnections usually made by pass transistors controlled by memory bits of some type: � EPROM - charged floating gate, UV erasable � EEPROM - charged floating gate, electrically erasable � Flash Memory - charged floating gate, electrically erasable � SRAM - Volatile memory � Antifuse - permanent connections made electrically VHDL - Flaxer Eli Ch 2 - 8 Programmable Logic Device Databook Examples � PAL - GAL 16L8 � PLD - PALCE 22V10 � CPLD - CY37000 � GPLD - Delta39K � FPGA - FLEX 10K VHDL - Flaxer Eli Ch 2 - 9 Programmable Logic 3

  4. PAL 16L8 VHDL - Flaxer Eli Ch 2 - 10 Programmable Logic PAL 16L8 VHDL - Flaxer Eli Ch 2 - 11 Programmable Logic Function Implementation by PAL F = I 1 ⊕ I 2 ⊕ I 3 = I’ 1 I’ 2 I 3 + I’ 1 I 2 I’ 3 + I 1 I’ 2 I’ 3 + I 1 I 2 I 3 I 1 I’ 1 I 2 I’ 2 I 3 I’ 3 I 4 I’ 4 Tri State Buffer VHDL - Flaxer Eli Ch 2 - 12 Programmable Logic 4

  5. VHDL Example -- Example VHDL code for 3-bit XOR LIBRARY ieee; USE ieee.std_logic_1164.all; ------------------------------------------------------ ENTITY My3xor IS PORT (a,b,c: IN std_logic; --inputs y: OUT std_logic); --output END My3xor; ----------------------------------------------------- ARCHITECTURE DataFlow OF My3xor IS BEGIN y <= ((a xor b) xor c); END DataFlow; VHDL - Flaxer Eli Ch 2 - 13 Programmable Logic Equations Result ---------------------------------------------------------------------------- PLD Compiler Software: PLA2JED.EXE 31/03/2000 [v4.02 ] 6.2 IR 27 DESIGN EQUATIONS (02:04:56) y = a * b * c + /a * /b * c + /a * b * /c + a * /b * /c Completed Successfully ---------------------------------------------------------------------------- VHDL - Flaxer Eli Ch 2 - 14 Programmable Logic PinOut Result PINOUT INFORMATION (02:04:56) Messages: Information: Checking for duplicate NODE logic. None. C16V8A __________________________________________ c =| 1| |20|* not used b =| 2| |19|= y a =| 3| |18|* not used not used *| 4| |17|* not used not used *| 5| |16|* not used not used *| 6| |15|* not used not used *| 7| |14|* not used not used *| 8| |13|* not used not used *| 9| |12|* not used not used *|10| |11|* not used __________________________________________ Summary: Error Count = 0 Warning Count = 0 Completed Successfully ---------------------------------------------------------------------------- VHDL - Flaxer Eli Ch 2 - 15 Programmable Logic 5

  6. Utilization Result RESOURCE UTILIZATION (02:04:56) Information: Output Logic Product Term Utilization. Node# Output Signal Name Used Max ________________________________________ | 12 | Unused | 0 | 7 | | 13 | Unused | 0 | 7 | | 14 | Unused | 0 | 7 | | 15 | Unused | 0 | 7 | | 16 | Unused | 0 | 7 | | 17 | Unused | 0 | 7 | | 18 | Unused | 0 | 7 | | 19 | y | 4 | 7 | ________________________________________ 4 / 56 = 7 % Completed Successfully VHDL - Flaxer Eli Ch 2 - 16 Programmable Logic JEDEC File NOTE DEVICE C16V8A* NOTE PACKAGE palce16v8-7jc* NOTE PROPERTY BUS_HOLD ENABLE* NOTE PINS c:1 b:2 a:3 y:19 * NOTE PINS * L00000 11111111111111111111111111111111 10100111111111111111111111111111 10011011111111111111111111111111 01101011111111111111111111111111 01010111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 * Node y[19] => OE : 1 ,LOGIC : 7 * VHDL - Flaxer Eli Ch 2 - 17 Programmable Logic PALCE 22V10 Block Diagram •Max 22 inputs •Max 10 outputs •1 Clock (pin 1 CP) VHDL - Flaxer Eli Ch 2 - 18 Programmable Logic 6

  7. PALCE 22V10 Macro Cell Asynchronous Reset (AR) Synchronous Preset (SP) Common Clock (CP) VHDL - Flaxer Eli Ch 2 - 19 Programmable Logic PALCE 22V10 Connections VHDL - Flaxer Eli Ch 2 - 20 Programmable Logic PALCE 22V10 Matrix VHDL - Flaxer Eli Ch 2 - 21 Programmable Logic 7

  8. Ultra 37000 Block Diagram •Logic Block is similar to PLD •4 Clock VHDL - Flaxer Eli Ch 2 - 22 Programmable Logic Ultra 37000 Logic Block •PIM - Product Interconnection Matrix VHDL - Flaxer Eli Ch 2 - 23 Programmable Logic Ultra 37000 Macro-Cell •Async Reset •Astnc Preset •4 Clock Input •Tri-State I/O •1 Async Clock VHDL - Flaxer Eli Ch 2 - 24 Programmable Logic 8

  9. Ultra 37128 PLCC 84 VHDL - Flaxer Eli Ch 2 - 25 Programmable Logic Ultra 37256 PQFP 208 VHDL - Flaxer Eli Ch 2 - 26 Programmable Logic Ultra 37512 BGA 400 VHDL - Flaxer Eli Ch 2 - 27 Programmable Logic 9

  10. Ultra 37000 Information & Device Package VHDL - Flaxer Eli Ch 2 - 28 Programmable Logic Delta 39K Block Diagram •Logic Unit is similar to CPLD •RAM VHDL - Flaxer Eli Ch 2 - 29 Programmable Logic FLEX 10K Block Diagram VHDL - Flaxer Eli Ch 2 - 30 Programmable Logic 10

  11. Summary � Defined Programmable Logic, PAL, PLD, CPLD, GPLD, FPGA, and their characteristics � Advantages of Programmable Logic - Design flexibility, Better design automation, Higher density, fewer packages, Less expensive, Lower power, Higher performance � Programming Technologies - EPROM, EEPROM, Flash memory, SRAM, Antifuse � Details of Cypress programmable logic - PALCE22V10, CY37000, Delta39K and Altera FLEX10K. VHDL - Flaxer Eli Ch 2 - 31 Programmable Logic 11

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend

Hardware Design with VHDL VHDL Essentials I ECE 443 Fundamental Elements of VHDL A VHDL program

Hardware Design with VHDL VHDL Essentials I ECE 443 Fundamental Elements of VHDL A VHDL program

Hardware Design with VHDL VHDL Essentials I ECE 443 Fundamental Elements of VHDL A VHDL program consists of a collection of design units , each of which is defined using three components Library and Package Declaration library IEEE; use

199 views • 15 slides
Hardware Design with VHDL Synthesis of VHDL Code ECE 443 Synthesis of VHDL Code This slide set

Hardware Design with VHDL Synthesis of VHDL Code ECE 443 Synthesis of VHDL Code This slide set

Hardware Design with VHDL Synthesis of VHDL Code ECE 443 Synthesis of VHDL Code This slide set covers Fundamental limitation of EDA software Realization of VHDL operator Realization of VHDL data type VHDL synthesis flow

511 views • 34 slides
Hardware Design with VHDL VHDL Basics ECE 443 Skeleton of a Basic VHDL Program This slide set

Hardware Design with VHDL VHDL Basics ECE 443 Skeleton of a Basic VHDL Program This slide set

Hardware Design with VHDL VHDL Basics ECE 443 Skeleton of a Basic VHDL Program This slide set covers the components to a basic VHDL program, including lexical ele- ments, program format, data types and operators A VHDL program consists of a

502 views • 34 slides
Hardware Design with VHDL VHDL I ECE 443 VHDL Introduction A language for describing the

Hardware Design with VHDL VHDL I ECE 443 VHDL Introduction A language for describing the

Hardware Design with VHDL VHDL I ECE 443 VHDL Introduction A language for describing the structural, physical and behavioral characteristics of digital systems. VHDL is used to attain several goals: Synthesis of digital systems.

539 views • 11 slides
VHDL VHDL - Flaxer Eli Ch 1 - 1 Inroduction Course Objectives Affected Write functionally

VHDL VHDL - Flaxer Eli Ch 1 - 1 Inroduction Course Objectives Affected Write functionally

Chapter 1 Introduction to VHDL VHDL VHDL - Flaxer Eli Ch 1 - 1 Inroduction Course Objectives Affected Write functionally correct and well-documented VHDL code , intended for either simulation or synthesis, of any combinational or

245 views • 7 slides
VHDL VHDL - Flaxer Eli Ch 8 - 1 VHDL - Flaxer Eli Ch 8 - 2 Structural Modeling Structural

VHDL VHDL - Flaxer Eli Ch 8 - 1 VHDL - Flaxer Eli Ch 8 - 2 Structural Modeling Structural

Chapter 8 Outline Structural Modeling Basic Example Component Declaration Component Instantiation Resolving Signal Value Generate Statement VHDL VHDL - Flaxer Eli Ch 8 - 1 VHDL - Flaxer Eli Ch 8 - 2 Structural Modeling

266 views • 5 slides
VHDL Description Models VHDL VHDL can be looked at as a model of a digital system

VHDL Description Models VHDL VHDL can be looked at as a model of a digital system

VHDL Description Models VHDL VHDL can be looked at as a model of a digital system Powerful alternative to schematic based design A change (transition) on the input may lead to a new system state and consequently a change of the

763 views • 15 slides
Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors: ECE: Jim Plusquellic FMAC: Craig Kief and Steve Suddarth Text: FPGA Prototyping By VHDL Examples, Xilinx Spartan-3 Version, Pong P. Chu, ISBN:

124 views • 8 slides
EITF35: Introduction to Structured VLSI Design Part 2.1.2: VHDL-2 Liang Liu

EITF35: Introduction to Structured VLSI Design Part 2.1.2: VHDL-2 Liang Liu

EITF35: Introduction to Structured VLSI Design Part 2.1.2: VHDL-2 Liang Liu liang.liu@eit.lth.se 1 Lund University / EITF35/ Liang Liu Outline VHDL Objects VHDL Data Types Operators in VHDL Optimizing VHDL Code Operator

907 views • 37 slides
Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor: Prof. Jim Plusquellic Text: RTL Harware Design Using VHDL: Coding for Efficiency, Portability, and Scalabil- ity, Pong P. Chu, ISBN-13:

482 views • 10 slides
CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&amp;T Overview VHDL is a

CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&amp;T Overview VHDL is a

CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&amp;T Overview VHDL is a popular language for describing digital hardware and widely used by industry worldwide VHDL is an acronym for VHSIC (Very High Speed Integrated

441 views • 10 slides
UMBC A N R Y L D A B M A L F T U M B C I O M 1 (March 29, 1998 4:05 pm) Y O

UMBC A N R Y L D A B M A L F T U M B C I O M 1 (March 29, 1998 4:05 pm) Y O

Principles of VLSI Design VHDL CMSC 491B/711 VHDL Introduction A language for describing the structural, physical and behavioral characteristics of digital systems. Execution of a VHDL program results in a simulation of the digital system.

719 views • 23 slides
VHDL Digital Systems 1 The designers guide to VHDL Peter J. Andersen Morgan Kaufman

VHDL Digital Systems 1 The designers guide to VHDL Peter J. Andersen Morgan Kaufman

VHDL Digital Systems 1 The designers guide to VHDL Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx 2 HDL Introduction VHDL (DoD project) and Verilog (private project) High level languages for

810 views • 62 slides
VHDL Test benches How to simulate VHDL code Use a simulation tool like e.g. ModelSim

VHDL Test benches How to simulate VHDL code Use a simulation tool like e.g. ModelSim

VHDL Test benches How to simulate VHDL code Use a simulation tool like e.g. ModelSim Test bench to apply stimuli/test inputs to the VHDL code Visual inspection through graphical output (waveform) Self checking test

1.1k views • 24 slides
VHDL for Logic Synthesis Overview Design Flow for Hardware Design VHDL coding for

VHDL for Logic Synthesis Overview Design Flow for Hardware Design VHDL coding for

VHDL for Logic Synthesis Overview Design Flow for Hardware Design VHDL coding for synthesis General guidelines for hardware designers This lecture includes the content from: Nitin Yogi, Modelling for Synthesis with VHDL, Auburn

697 views • 52 slides
Outline 1. Fundamental limitation of EDA software 2. Realization of VHDL operator Synthesis Of

Outline 1. Fundamental limitation of EDA software 2. Realization of VHDL operator Synthesis Of

Outline 1. Fundamental limitation of EDA software 2. Realization of VHDL operator Synthesis Of VHDL Code 3. Realization of VHDL data type 4. VHDL synthesis flow 5. Timing consideration RTL Hardware Design Chapter 6 1 RTL Hardware Design

229 views • 11 slides
Genuinely entangled subspaces M. Demianowicz ( joint work with R. Augusiak ) partial support:

Genuinely entangled subspaces M. Demianowicz ( joint work with R. Augusiak ) partial support:

Genuinely entangled subspaces M. Demianowicz ( joint work with R. Augusiak ) partial support: National Science Centre (NCN, Poland) Department of Atomic, Molecular, and Optical Physics Faculty of Applied Physics and Mathematics Gdask

279 views • 25 slides
Coordinating distributed systems part II Marko Vukoli Distributed Systems and Cloud Computing

Coordinating distributed systems part II Marko Vukoli Distributed Systems and Cloud Computing

Coordinating distributed systems part II Marko Vukoli Distributed Systems and Cloud Computing Last Time Coordinating distributed systems part I Zookeeper At the heart of Zookeeper is the ZAB atomic broadcast protocol Today

682 views • 29 slides
Machine Learning Fall 2017 Structured Prediction (structured perceptron, HMM, structured SVM)

Machine Learning Fall 2017 Structured Prediction (structured perceptron, HMM, structured SVM)

Machine Learning Fall 2017 Structured Prediction (structured perceptron, HMM, structured SVM) Professor Liang Huang (Chap. 17 of CIML) Structured Prediction x x the man bit the dog the man bit the dog x x DT NN

672 views • 27 slides
Implementing a Multilayer Perceptron from Scratch Implementing a Multilayer Perceptron from

Implementing a Multilayer Perceptron from Scratch Implementing a Multilayer Perceptron from

Implementing a Multilayer Perceptron from Scratch Implementing a Multilayer Perceptron from Scratch In [1]: % matplotlib inline import d2l from mxnet import nd from mxnet.gluon import loss as gloss Load the Fashion-MNIST data set Load the

390 views • 8 slides
Status of front end electronics When mezzanine present, JTAG chain is lost ... PROBLEM When

Status of front end electronics When mezzanine present, JTAG chain is lost ... PROBLEM When

15 October 2018 Cayetano Santos - On behalf of the IN2P3 group APC - Astroparticule et Cosmologie Status of front end electronics When mezzanine present, JTAG chain is lost ... PROBLEM When mezzanine present, FINE uCLinux is lost ... CORRECTED

465 views • 9 slides
Wireless monitoring device Goal Wireless monitoring device monitors existing wireless network

Wireless monitoring device Goal Wireless monitoring device monitors existing wireless network

Wireless monitoring device Goal Wireless monitoring device monitors existing wireless network using independent network to report status. Logical parts Communication Monitoring unit unit Storage Central Unique unit processing unit unit

154 views • 4 slides
to of Microcontrollers ECE Senior Design 9 February 2017 Popular Microcontrollers 8051

to of Microcontrollers ECE Senior Design 9 February 2017 Popular Microcontrollers 8051

Introduction review to of Microcontrollers ECE Senior Design 9 February 2017 Popular Microcontrollers 8051 Intel then Everyone (8-bit old ) PIC Microchip (8, 16 &amp; 32bit) AVR Atmel (8 &amp; 32bit) MSP430 TI

288 views • 5 slides
CPSC 121: Models of Computation Instructor: Bob Woodham woodham@cs.ubc.ca Department of Computer

CPSC 121: Models of Computation Instructor: Bob Woodham woodham@cs.ubc.ca Department of Computer

CPSC 121: Models of Computation Instructor: Bob Woodham woodham@cs.ubc.ca Department of Computer Science University of British Columbia Lecture Notes 2008/2009, Section 203 CPSC 121: Models of Computation Menu January 26, 2009 Topics:

630 views • 49 slides

More recommend