review mips register usage r0 0 zero r2 2 return value
play

Review: MIPS Register Usage R0, $0 = ## zero R2, $2 = ## return - PowerPoint PPT Presentation

Jul 29, 2023 •388 likes •571 views

Example of a System Call 1 Review: MIPS Register Usage R0, $0 = ## zero R2, $2 = ## return value / system call number R4, $4 = ## 1st argument R5, $5 = ## 2nd argument R6, $6 = ## 3rd argument R7, $7 = ## 4th argument R29, $29 =

  1. Example of a System Call 1 Review: MIPS Register Usage R0, $0 = ## zero R2, $2 = ## return value / system call number R4, $4 = ## 1st argument R5, $5 = ## 2nd argument R6, $6 = ## 3rd argument R7, $7 = ## 4th argument R29, $29 = ## stack pointer R30, $30 = ## frame pointer R31, $31 = ## return addr CS350 Operating Systems Winter 2007

  2. Example of a System Call 2 How a System Call Works /* In Nachos all user programs are linked * with start.s, it begins at virtual address 0 */ .globl __start .ent __start __start: jal main ## store addr of next move $4,$0 ## instr in $31 then jump jal Exit ## if return from main exit(0) .end __start CS350 Operating Systems Winter 2007

  3. Example of a System Call 3 How a System Call Works /* call.c * Show how a function/syscall is made. */ #include "syscall.h" int main() { ## Q: What’s wrong with this code? ## A: It isn’t checking the return code Write("Hello World\n", 12, 1); } CS350 Operating Systems Winter 2007

  4. Example of a System Call 4 How a System Call Works .file 1 "call.c" .rdata ## read only data segment .align 2 ## to 1=byte 2=word 3=dw $LC0: .ascii "Hello World\n\000" .text ## start text/code segment .align 2 .globl main .ent main CS350 Operating Systems Winter 2007

  5. Example of a System Call 5 How a System Call Works main: .frame $fp,24,$31 .mask 0xc0000000,-4 ## bitmask saved regs .fmask 0x00000000,0 ## saved fp regs subu $sp,$sp,24 ## min frame size 24 sw $31,20($sp) ## save ret addr sw $fp,16($sp) ## save old frame ptr move $fp,$sp ## setup new frame ptr jal __main ## for system init la $4,$LC0 ## addr of string arg1 li $5,0x0000000c ## 12 arg2 li $6,0x00000001 ## 1 arg3 jal Write ## call Write CS350 Operating Systems Winter 2007

  6. Example of a System Call 6 How a System Call Works $L1: .set noreorder move $sp,$fp ## set stack ptr lw $31,20($sp) ## restore ret addr lw $fp,16($sp) ## restore frame ptr j $31 ## return to __start addu $sp,$sp,24 ## branch delay slot! .set reorder ## pops stack frame .end main CS350 Operating Systems Winter 2007

  7. Example of a System Call 7 How a System Call Works /* dummy function to keep gcc happy */ .globl __main .ent __main __main: j $31 ## return to point of call .end __main ## i.e. back to __start CS350 Operating Systems Winter 2007

  8. Example of a System Call 8 How a System Call Works ## start.s Comments: System call stubs: ## Assembly language assist to make system ## calls to the Nachos kernel. There is one ## stub per system call, that places the code ## for the system call into register r2, and ## leaves the arguments to the system call ## alone (in other words, arg1 is in r4, arg2 ## is in r5, arg3 is in r6, arg4 is in r7) ## ## The return value is in r2. This follows the ## standard C calling convention on the MIPS. CS350 Operating Systems Winter 2007

  9. Example of a System Call 9 How a System Call Works .globl Write .ent Write Write: addiu $2,$0,SC_Write syscall j $31 .end Write CS350 Operating Systems Winter 2007

  10. Example of a System Call 10 How a System Call Works /* system call codes */ #define SC_Halt 0 #define SC_Exit 1 #define SC_Exec 2 #define SC_Join 3 #define SC_Create 4 #define SC_Open 5 #define SC_Read 6 #define SC_Write 7 #define SC_Close 8 #define SC_Fork 9 #define SC_Yield 10 CS350 Operating Systems Winter 2007

  11. Example of a System Call 11 How a System Call Works void ExceptionHandler(ExceptionType which) { int type = kernel->machine->ReadRegister(2); kernel->currentThread->SaveUserState(); kernel->currentThread->space->SaveState(); switch(which) { case SyscallException: switch(type) { case SC_Write: vaddr = kernel->machine->ReadRegister(4); len = kernel->machine->ReadRegister(5); fileID = kernel->machine->ReadRegister(6); retval = WriteHandler(fileID, vaddr, len); break; CS350 Operating Systems Winter 2007

  12. Example of a System Call 12 C Code for Segments Example #define N (5) ## Proprocessor replaces this unsigned int x = 0xdeadbeef; # initialized data int y = 0xbb; # ditto const int blah = 0xff; # rdata (read only) int data[N]; # uninit data struct info { ## Doesn’t use any storage! int x; int y; }; CS350 Operating Systems Winter 2007

  13. Example of a System Call 13 C Code for Segments Example (cont’d) main() { int i; int j = 0xaa; int k; const int l = 0xee; ## all above in regs/stack char *str = "Hello World\n"; ## str in on stack or register ## Hello World in .rdata for (i=0; i<N; i++) { data[i] = i; ## code/instructs in text } } CS350 Operating Systems Winter 2007

  14. Example of a System Call 14 Coff2noff Output for Segments Loading 4 sections: ".text" filepos 52 (0x34) mempos 0 (0x0) size 736 (0x2e0) ".rdata" filepos 788 (0x314) mempos 768 (0x300) size 32 (0x20) ".data" filepos 820 (0x334) mempos 896 (0x380) size 16 (0x10) ".bss" filepos -1 (0xffffffff) mempos 1024 (0x400) size 20 (0x14) <not in file> ## See next few slides for explanations CS350 Operating Systems Winter 2007

  15. Example of a System Call 15 Coff2noff Output for Segments ## .text at 0x34 (52) in file ## size = 0x2e0 (736 bytes) ## starts at to virtual addr 0x0 ## .rdata at .text start (52) + text size (736) ## = 788 in file ## Contains 4 bytes for int blah and 13 for ## "Hello World\n\0" total = 17 ## (word aligned in file, page aligned in mem) ## Page = 128 bytes ## 1 = 0x80, 2 = 0x100, 3 = 0x180, 4 = 0x200, ## 5 = 0x280, 6 = 0x300 7 = 0x380, 8 = 0x400 ## .rdata starts at 0x300 in virtual memory CS350 Operating Systems Winter 2007

  16. Example of a System Call 16 Coff2noff Output for Segments ## .data in file at .rdata start (788) + ## .rdata size (32) = 820 ## Contains 4 bytes for int x + 4 bytes for yy = 8 ## .data starts at 0x380 in virtual memory ## .bss (no where becase no values to store) ## (bss = Block Started by Symbol) ## have only a name / symbol but no value ## (uninitialized data) CS350 Operating Systems Winter 2007

  17. Example of a System Call 17 Some Output from objdump Contents of section .rdata: 0300 ff000000 48656c6c 6f20576f 726c640a ....Hello World. 0310 00000000 00000000 00000000 00000000 ................ Contents of section .data: 0380 efbeadde bb000000 00000000 00000000 ................ ## See next slides for explanation CS350 Operating Systems Winter 2007

  18. Example of a System Call 18 Some Output from objdump ## H = 0x48 e = 0x65 l = 6c ... \n = 0x0a ## x = 0xdeadbeef /* 3735928559 */ ## Byte ordering. Mips - little endian ## Least significant byte at lowest address ## Word addressed by address of least sign. byte # ## 0 .. 7 8.. 15 16..23 24..31 ## [ ef ] [ be ] [ ad ] [ de ] ## Big Endian ## Most significant byte at lowest address ## Word addressed by address of most sign. byte ## 0 .. 7 8 ..15 16..23 24..31 ## [ de ] [ ad ] [ be ] [ ef ] CS350 Operating Systems Winter 2007

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend

The MIPS instruction set architecture The MIPS has a 32 bit architecture, with 32 bit

The MIPS instruction set architecture The MIPS has a 32 bit architecture, with 32 bit

The MIPS instruction set architecture The MIPS has a 32 bit architecture, with 32 bit instructions, a 32 bit data word, and 32 bit addresses. It has 32 addressable internal registers requiring a 5 bit register ad- dress. Register 0 always has

940 views • 72 slides
Register Names lecture 9 MIPS assembly language 2 - register names - pseudo instructions

Register Names lecture 9 MIPS assembly language 2 - register names - pseudo instructions

Register Names lecture 9 MIPS assembly language 2 - register names - pseudo instructions - immediate versions - signed and unsigned - shifting February 8, 2016 We will learn other register names later. Conditional Branch

145 views • 3 slides
EE 109 Unit 16 Stack Frames 2 Arguments and Return Values Number Name Purpose MIPS

EE 109 Unit 16 Stack Frames 2 Arguments and Return Values Number Name Purpose MIPS

1 EE 109 Unit 16 Stack Frames 2 Arguments and Return Values Number Name Purpose MIPS convention is to $0 $zero Constant 0 $1 $at Assembler temporary use certain registers for (psuedo-instrucs.) this task $2-$3 $v0-$v1 Return

472 views • 35 slides
1 Well, plenty of registers But where should X, Y and SUM go? MIPS Memory (2 32 -1)

1 Well, plenty of registers But where should X, Y and SUM go? MIPS Memory (2 32 -1)

Behold the MIPS machine MIPS Memory The assembly language level (2 32 -1) . . . MIPS private regs PC (A+24) Introduction to MIPS IR (A+20) MIPS user regs (A+16) 0 0 0 0 $zero (A+12) $v0 (A+8)

447 views • 6 slides
1 Recall MIPS word size In hex 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12

1 Recall MIPS word size In hex 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12

Stored program computer MIPS Memory Forms of Address (2 32 -1) . . . MIPS private regs PC (A+24) MIPS machine code and addressing IR (A+20) modes MIPS user regs (A+16) 0 0 0 0 $zero (A+12) $v0

354 views • 7 slides
CS 6354: Homework 1 Post-Mortem / MIPS R10000 MIPS R10000: Stages 2 both dont store values

CS 6354: Homework 1 Post-Mortem / MIPS R10000 MIPS R10000: Stages 2 both dont store values

CS 6354: Homework 1 Post-Mortem / MIPS R10000 MIPS R10000: Stages 2 both dont store values actually in register fjle MIPS R10000: Weird names 1 Kanter, Intels Haswell CPU Microarchitecture Supplementary readings: Homework 1

309 views • 7 slides
Lecture 3: MIPS Instruction Set Todays topic: More MIPS instructions Procedure

Lecture 3: MIPS Instruction Set Todays topic: More MIPS instructions Procedure

Lecture 3: MIPS Instruction Set Todays topic: More MIPS instructions Procedure call/return Reminder: Assignment 1 is on the class web-page (due 9/7) 1 Memory Operands Values must be fetched from memory before (add and

592 views • 24 slides
MIPS Architecture 32-bit processor, MIPS instruction size: 32 bits. Registers: 1. 32

MIPS Architecture 32-bit processor, MIPS instruction size: 32 bits. Registers: 1. 32

MIPS Architecture 32-bit processor, MIPS instruction size: 32 bits. Registers: 1. 32 registers, notation $0, $1, $31 $ 0: always 0. $ 31: return address. $ 1, $ 26, $ 27, $ 28, $ 29 used by OS and assembler. 2. Stack pointer ($sp or

410 views • 14 slides
MIPS Architecture An Example: MIPS Example: subset of MIPS processor architecture From the

MIPS Architecture An Example: MIPS Example: subset of MIPS processor architecture From the

MIPS Architecture An Example: MIPS Example: subset of MIPS processor architecture From the Harris/Weste book Drawn from Patterson &amp; Hennessy MIPS is a 32-bit architecture with 32 registers Based on the MIPS-like processor from

339 views • 6 slides
Lecture 4: MIPS Instruction Set Todays topic: More MIPS instructions Procedure

Lecture 4: MIPS Instruction Set Todays topic: More MIPS instructions Procedure

Lecture 4: MIPS Instruction Set Todays topic: More MIPS instructions Procedure call/return 1 Immediate Operands An instruction may require a constant as input An immediate instruction uses a constant number as one of the

364 views • 24 slides
MIPS Q2 2018 16 August, 2018 1 MIPS in brief 60 45 60 28 active MIPS is a market leader

MIPS Q2 2018 16 August, 2018 1 MIPS in brief 60 45 60 28 active MIPS is a market leader

MIPS Q2 2018 16 August, 2018 1 MIPS in brief 60 45 60 28 active MIPS is a market leader in helmet solutions protecting the brain 15 brands 2 8 8 4 against rotational motion 2011 2012 2013 2014 2015 2016 2017 Patented

753 views • 12 slides
Usage Review Prepared by Community Wellbeing July 2013 TA20 Why a Club Usage Review? -The

Usage Review Prepared by Community Wellbeing July 2013 TA20 Why a Club Usage Review? -The

TA19 City of Belmont Club Usage Review Prepared by Community Wellbeing July 2013 TA20 Why a Club Usage Review? -The review analyses the current situation of sporting clubs within the City of Belmont across a number of key areas -The

235 views • 9 slides
MIPS ISA and MIPS Assembly CS301 Prof. Szajda Administrative HW #2 due Wednesday (9/11) at

MIPS ISA and MIPS Assembly CS301 Prof. Szajda Administrative HW #2 due Wednesday (9/11) at

MIPS ISA and MIPS Assembly CS301 Prof. Szajda Administrative HW #2 due Wednesday (9/11) at 5pm Lab #2 due Friday (9/13) 1:30pm Read Appendix B5, B6, B.9 and Chapter 2.5-2.9 (if you have not already done so!) MIPS ISA MIPS ISA

352 views • 24 slides
EE 109 Unit 10 MIPS Instruction Set MIPS INSTRUCTION OVERVIEW 10.3 10.4 Instruction Set

EE 109 Unit 10 MIPS Instruction Set MIPS INSTRUCTION OVERVIEW 10.3 10.4 Instruction Set

10.1 10.2 EE 109 Unit 10 MIPS Instruction Set MIPS INSTRUCTION OVERVIEW 10.3 10.4 Instruction Set Architecture (ISA) MIPS Processor and Bus Interface The MIPS processor can execute software instructions that will Defines the

225 views • 18 slides
Based on MIPS In fact, its based on the multi-cycle MIPS from Patterson and Hennessy

Based on MIPS In fact, its based on the multi-cycle MIPS from Patterson and Hennessy

Mini-MIPS From Weste/Harris CMOS VLSI Design Based on MIPS In fact, its based on the multi-cycle MIPS from Patterson and Hennessy Your CS/EE 3810 book... 8-bit version 8-bit data and address 32-bit instruction format 8

614 views • 27 slides
Functions and Stacks Lecture 7 CAP 3103 06-09-2014 2.3 Operands of the Computer Hardware

Functions and Stacks Lecture 7 CAP 3103 06-09-2014 2.3 Operands of the Computer Hardware

Functions and Stacks Lecture 7 CAP 3103 06-09-2014 2.3 Operands of the Computer Hardware Register Operands Arithmetic instructions use register operands MIPS has a 32 32-bit register file Use for frequently accessed data

725 views • 46 slides
CS 591: Data Systems Architectures Prof. Manos Athanassoulis mathan@bu.edu

CS 591: Data Systems Architectures Prof. Manos Athanassoulis mathan@bu.edu

CS 591: Data Systems Architectures Prof. Manos Athanassoulis mathan@bu.edu http://manos.athanassoulis.net/classes/CS591 Today big data I want you to speak up! [and you can always interrupt me] data-driven world data systems which are the

860 views • 54 slides
Integrating Research into Health Care Systems: Executives' Views NIH Collaboratory Grand Rounds

Integrating Research into Health Care Systems: Executives' Views NIH Collaboratory Grand Rounds

Integrating Research into Health Care Systems: Executives' Views NIH Collaboratory Grand Rounds February 27, 2015 Eric Larson MD, MPH and Karin Johnson, PhD Group Health Research Institute NIH Collaboratory Healthcare Systems Workgroup

430 views • 20 slides
Towards Building a High-Performance, Scale-In Key-Value Storage System Yangwook Kang, Rekha

Towards Building a High-Performance, Scale-In Key-Value Storage System Yangwook Kang, Rekha

Towards Building a High-Performance, Scale-In Key-Value Storage System Yangwook Kang, Rekha Pitchumani, Pratik Mishra, Yang-suk Kee, Francisco Londono, Sangyoon Oh, Jongyeol Lee, and Daniel D. G. Lee Samsung Electronics Challenges in Leveraging

229 views • 20 slides
Surface knowledge from ultra-high vacuum to technically-relevant conditions Slides from June

Surface knowledge from ultra-high vacuum to technically-relevant conditions Slides from June

Surface knowledge from ultra-high vacuum to technically-relevant conditions Slides from June 2000 70 m O + Cu O + Ru Surface knowledge from ultra-high vacuum to technically-relevant conditions 70 m Matthias Scheffler

281 views • 14 slides
The Value of Decentralized Non-Potable Water Systems Placeholder for Speakers name for the

The Value of Decentralized Non-Potable Water Systems Placeholder for Speakers name for the

The Value of Decentralized Non-Potable Water Systems Placeholder for Speakers name for the San Diego Region Title Speakers name title Key Findings From the Advancing Safe, Healthy Non-potable Water Use for the San Diego Region Project

285 views • 25 slides
Neurocognitive Dysfunction in Schizophrenia Attention/Vigilance Immediate Memory Secondary

Neurocognitive Dysfunction in Schizophrenia Attention/Vigilance Immediate Memory Secondary

Neurocognitive Dysfunction in Schizophrenia Attention/Vigilance Immediate Memory Secondary Memory Verbal Fluency, Learning Spatial Working Memory Motor Reaction Time Processing Speed Executive Functions Visual-motor Skills Early Visual

246 views • 21 slides
Neurocognitive Screening Judith Restrepo, MD Attending in Consultation-Liaison Psychiatry

Neurocognitive Screening Judith Restrepo, MD Attending in Consultation-Liaison Psychiatry

Neurocognitive Screening Judith Restrepo, MD Attending in Consultation-Liaison Psychiatry Massachusetts General Hospital Instructor in Psychiatry Harvard Medical School October 2020 www.mghcme.org Disclosures Neither I nor my

600 views • 29 slides
Stakeholder Briefing on New Nuclear Plants NRC Commission Briefing May 29, 2002 Building

Stakeholder Briefing on New Nuclear Plants NRC Commission Briefing May 29, 2002 Building

Stakeholder Briefing on New Nuclear Plants NRC Commission Briefing May 29, 2002 Building Stakeholder Confidence in Part 52 Efficient, predictable processes for early site permits and combined licenses Efficient construction inspection

724 views • 7 slides

More recommend