Paper presentation Ultra-Portable Devices Paper: Shanti Pavan, - - PowerPoint PPT Presentation

paper presentation ultra portable devices
SMART_READER_LITE
LIVE PREVIEW

Paper presentation Ultra-Portable Devices Paper: Shanti Pavan, - - PowerPoint PPT Presentation

Paper presentation Ultra-Portable Devices Paper: Shanti Pavan, Nagendra Krishnapura, et al. A Power Optimized Continuous- Time ADC for Audio Applications, Journal of Solid State Circuits, Vol. 43, No. 2, pp 351-360, Feb 2008. Presented


slide-1
SLIDE 1

Paper presentation – Ultra-Portable Devices

Paper: Presented by:

Shanti Pavan, Nagendra Krishnapura, et al. A Power Optimized Continuous-Time Δ∑ ADC for Audio Applications, Journal of Solid State Circuits, Vol. 43,

  • No. 2, pp 351-360, Feb 2008.

Dejan Radjen

2010-03-23 1 Paper Presentation - Ultra Portable Devices

slide-2
SLIDE 2

Outline

  • Introduction
  • Choice of Architecture
  • Circuit Design
  • Measurement Results
  • Summary and Conclusions

2010-03-23 2 Paper Presentation - Ultra Portable Devices

slide-3
SLIDE 3

Introduction

  • Traditional Δ∑-modulators were discrete time designs
  • Continuous time Δ∑-modulators offer following advantages

– Implicit anti alias filtering – More relaxed amplifier GBW-requirements

  • Several strategies employed to reduce power consumption

– Large input signal (3 V p-p differential) – Chosen NTF results in performance tolerant against comparator offsets – Excess delay compensation

2010-03-23 Paper Presentation - Ultra Portable Devices 3

slide-4
SLIDE 4

Choice of Architecture

  • A single loop topology is chosen
  • The 3:rd order NTF chosen ensures an SQNR well above 92 dB

(in a 24 kHz bandwidth)

  • Resulting SQNR ensures that the design is limited by thermal

noise

2010-03-23 Paper Presentation - Ultra Portable Devices 4

slide-5
SLIDE 5

Choice of Architecture

Multi bit vs. single bit quantizer

  • Lower in-band quantization noise
  • Lower noise due to clock jitter
  • Lower slew rate requirements in the loop filter

2010-03-23 Paper Presentation - Ultra Portable Devices 5

slide-6
SLIDE 6

Choice of Architecture

Choosing the Noise Transfer Function

2010-03-23 Paper Presentation - Ultra Portable Devices 6

slide-7
SLIDE 7

Choice of Architecture

Choosing the Noise Transfer Function

2010-03-23 Paper Presentation - Ultra Portable Devices 7

slide-8
SLIDE 8

Choice of Architecture

Effect of systematic RC time-constant deviation

2010-03-23 Paper Presentation - Ultra Portable Devices 8

slide-9
SLIDE 9

Choice of Architecture

2010-03-23 Paper Presentation - Ultra Portable Devices 9

Feed forward Distributed feedback

Modulator architectures

slide-10
SLIDE 10

Circuit Design

2010-03-23 Paper Presentation - Ultra Portable Devices 10

Loop Filter

Summing Amplifier

slide-11
SLIDE 11

Circuit Design

  • Poles in the opamps introduce excess delay in the loop filter
  • If the feedback pulse ends outside the clock cycle, the order of the

system is increased

2010-03-23 Paper Presentation - Ultra Portable Devices 11

Excess loop delay

slide-12
SLIDE 12

Circuit Design

2010-03-23 Paper Presentation - Ultra Portable Devices 12

Conventional excess delay compensation

slide-13
SLIDE 13

Circuit Design

2010-03-23 Paper Presentation - Ultra Portable Devices 13

Proposed excess delay compensation

slide-14
SLIDE 14

Circuit Design

2010-03-23 Paper Presentation - Ultra Portable Devices 14

Opamp for the first integrator

slide-15
SLIDE 15

Circuit Design

2010-03-23 Paper Presentation - Ultra Portable Devices 15

Opamp for the rest of the integrators

slide-16
SLIDE 16

Circuit Design

2010-03-23 Paper Presentation - Ultra Portable Devices 16

Block diagram of the quantizer

slide-17
SLIDE 17

Circuit Design

2010-03-23 Paper Presentation - Ultra Portable Devices 17

Comparator schematic and timing

slide-18
SLIDE 18

Circuit Design

2010-03-23 Paper Presentation - Ultra Portable Devices 18

Effect of comparator random offset on SNDR

slide-19
SLIDE 19

Circuit Design

2010-03-23 Paper Presentation - Ultra Portable Devices 19

Digital back-end and DEM logic

slide-20
SLIDE 20

Circuit Design

2010-03-23 Paper Presentation - Ultra Portable Devices 20

Implementation of the DAC-cell

slide-21
SLIDE 21

Measurement Results

2010-03-23 Paper Presentation - Ultra Portable Devices 21

SNR, SNDR and dynamic range

slide-22
SLIDE 22

Measurement Results

2010-03-23 Paper Presentation - Ultra Portable Devices 22

Output spectrum

slide-23
SLIDE 23

Measurement Results

2010-03-23 Paper Presentation - Ultra Portable Devices 23

Figure of merit

slide-24
SLIDE 24

Measurement Results

2010-03-23 Paper Presentation - Ultra Portable Devices 24

slide-25
SLIDE 25

Measurement Results

2010-03-23 Paper Presentation - Ultra Portable Devices 25

slide-26
SLIDE 26

Summary and Conclusions

  • A CT Δ∑ - modulator with a multi bit quantizer was designed to

improve on the single bit modulators

  • NTF was chosen to achieve a design immune to RC – time

constant variation, jitter and comparator offsets

  • Several measures were taken to reduce power consumption
  • A new compensation technique was used to compensate for

excess loop delay

2010-03-23 Paper Presentation - Ultra Portable Devices 26