Verification Futures India 2014 Mike Bartley CEO and Founder Test - - PowerPoint PPT Presentation

verification futures india 2014
SMART_READER_LITE
LIVE PREVIEW

Verification Futures India 2014 Mike Bartley CEO and Founder Test - - PowerPoint PPT Presentation

Welcome to Verification Futures India 2014 Mike Bartley CEO and Founder Test and Verification Solutions Ltd 13-May-2014 Hotel Park Plaza, Bangalore Sponsors and Participating Companies Thank you to our Sponsors and Speakers Verification


slide-1
SLIDE 1

Mike Bartley CEO and Founder Test and Verification Solutions Ltd 13-May-2014 Hotel Park Plaza, Bangalore

Welcome to Verification Futures India 2014

slide-2
SLIDE 2

Sponsors and Participating Companies

Thank you to our Sponsors and Speakers

slide-3
SLIDE 3

Verification Futures

  • To discuss future verification challenges facing
  • ur industry
  • First conference – UK 2011
  • Inaugural Indian conference – Bangalore 2013
  • Last year’s conferences

– 488 participants, 305 companies, 24 countries!

  • Registration numbers for VF India 2014

– Attending 378 – Webinar 139

slide-4
SLIDE 4

Agenda

08:30 Arrival : Networking 09.15 Introduction: Mike Bartley, Test and Verification Solutions Ltd Panel Session: Challenge Papers - Our Top Verification Challenges 09:20 ARM, Vishwanath Herur (Principal Engineer) 09:30 Omniphy, Vijay Gor (Verification Manager) 09:40 Test and Verification Solutions Ltd, Mike Bartley (CEO and Founder)

slide-5
SLIDE 5

Agenda

09:50 Synopsys, Amit Sharma (Senior CAE Manager, Verification BU) 10.10 Cypress Semiconductors, Vijayabhaskar Sankaranarayanan (Senior Engineering Manager, Data Communication Division) 10.30 Refreshments and Networking User presentations 11.15 Texas Instruments, Vishal Goel(Lead Engineer) 11.35 Microchip, Saravanan Mohanan (Principle Engineer) 11.55 STMicroelectronics, Amit Chhabra(Staff Engineer) and Varun Aggarwal (Staff Engineer) 12.15 Benu Networks, Sukruth Pattanagiri (Senior FPGA Engineer) and Pavan Krishna (FPGA Engineer)

slide-6
SLIDE 6

Agenda

12.35 Jasper Design Automation 12.55 Lunch and Networking 14.10 Mentor Graphics, Ajay Goyal (Verification Technology Manager) 14.30 Texas Instruments, Vinod Paparaju (Senior Design Engineer) 14.50 Test and Verification Solutions Ltd, Gaurav Maheshwari (Engineering Manager, Software) 15.10 Refreshments and Networking 15.40 Doulos, John Aynsley (CTO)

slide-7
SLIDE 7

Agenda

16.00 Panel Session: The EDA Response 16:45 Concluding Remarks 17:00 Meet the Sponsors in the Exhibition Area 18:00 End of Conference

slide-8
SLIDE 8

Post Event

  • Recordings and Presentation Slides

available on the TVS Website

– http://testandverification.com/verification-futures/

slide-9
SLIDE 9

Practical Issues

  • Refreshments
  • Mobile Phones
  • Fire