Quadrature Generation Techniques in CMOS Relaxation Oscillators
- S. Aniruddhan
Quadrature Generation Techniques in CMOS Relaxation Oscillators S. - - PowerPoint PPT Presentation
Quadrature Generation Techniques in CMOS Relaxation Oscillators S. Aniruddhan Indian Institute of Technology Madras Chennai, India ISCAS 2012 Outline Introduction & Motivation Quadrature Relaxation Oscillators (QRXO)
Aniruddhan, IIT Madras ISCAS 2012 2
– Shunt-coupled QRXO – Series-coupled QRXO
Aniruddhan, IIT Madras ISCAS 2012 3
– Low phase noise (high-Q) – Large area (spiral inductors) – Tuning range limited by device parasitics
– Recovery of IQ signal – Image-rejection
Aniruddhan, IIT Madras ISCAS 2012 4
– High frequencies: capacitive parasitics become
– Buffers required to drive low impedances = high
– Quadrature error ⇐ R & C matching
– LC oscillator potentially has higher Q at 2f0 – Divider power becomes significant – Quadrature error ⇐ device matching
Aniruddhan, IIT Madras ISCAS 2012 5
– Tuning range set by stage delays – Quadrature error ⇐ delay matching
– Power efficient at higher frequencies – Quadrature error ⇐ coupling strength
Aniruddhan, IIT Madras ISCAS 2012 6
Aniruddhan, IIT Madras ISCAS 2012 7
– VC and VOUT are 90° out of phase – Integrator of each oscillator triggers the other
– Inhibit negative resistance generation for 0° or
– Shunt & series injection
– Suppress Schmitt-trigger operation for 0°/180° – Shunt & Series coupling
Aniruddhan, IIT Madras ISCAS 2012 8
– QRXOI dies out
Q too ceases to oscillate
7-8 oppose M3-4
– QRXOQ dies out
I too ceases to oscillate
Aniruddhan, IIT Madras ISCAS 2012 9
Aniruddhan, IIT Madras ISCAS 2012 10
– f0 = 2.4GHz – UMC 0.18µm CMOS process (VDD = 1.8V)
– Total bias current = 6mA – M1-2 = 100µm X 0.25µm – Load resistance R = 100Ω – Integrator capacitance C = 460fF
Aniruddhan, IIT Madras ISCAS 2012 11
– Large W/L
– Small W/L
– Larger L
– M5-8 = 36µm X 0.65µm
Aniruddhan, IIT Madras ISCAS 2012 12
Aniruddhan, IIT Madras ISCAS 2012 13
Aniruddhan, IIT Madras ISCAS 2012 14
15 20 25 30 35 40 45 50
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 2.3 2.35 2.4 2.45
Coupling Device width (um) Quadrature Phase Error (deg.) Oscillation Frequency (GHz)
Aniruddhan, IIT Madras ISCAS 2012 15
– Operate in triode region – Weaken cross-coupled NMOS operation
– Large W/L (M5-8 = 200µm X 0.18µm) – Flicker noise less of a concern
Aniruddhan, IIT Madras ISCAS 2012 16
Aniruddhan, IIT Madras ISCAS 2012 17
Aniruddhan, IIT Madras ISCAS 2012 18
160 170 180 190 200 210 220 230 240 250
0.1 0.2 0.3 0.4 0.5 2.05 2.1 2.15 2.2 2.25 2.3 2.35 2.4 2.45 2.5 2.55 2.6 2.65
Coupling Device width (um) Quadrature Phase Error (deg.) Oscillation Frequency (GHz)
Aniruddhan, IIT Madras ISCAS 2012 19
Aniruddhan, IIT Madras ISCAS 2012 20
– Shunt-coupled
– Series-coupled
Aniruddhan, IIT Madras ISCAS 2012 21
[1]
CMOS ,” IEEE Journal of Solid-State Circuits, vol. 45, No.3, pp. 510–523, March 2010. [2]
Monolithic Subthreshold CMOS Receiver With Integrated LO Generation for 2.4 GHz Wireless PAN Applications ,” IEEE Journal of Solid-State Circuits, vol. 43, No.10, pp. 2229–2238, October 2008. [3]
Quadrature Outputs,” IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 1996. [4]
0.6° Phase Error,” Proceedings of the 28th European Solid-State Circuits Conference, 2002. [5]
[6]
waveform generation ,” Electronics Letters, vol. 47, No.13, 23rd June 2011. [7]
“The Effect of Mismatches and Delay on the Quadrature Error of a Cross-Coupled Relaxation Oscillator,” IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 54, No.12,
Aniruddhan, IIT Madras ISCAS 2012 22