lecture 38
play

Lecture 38 Last time: CMOS cascode transconductance amplifier - PowerPoint PPT Presentation

EECS 105 Spring 2002 Lecture 38 R. T. Howe Lecture 38 Last time: CMOS cascode transconductance amplifier design example Today : BiCMOS voltage amplifier: example of dissection technique for a complicated circuit


  1. EECS 105 Spring 2002 Lecture 38 R. T. Howe Lecture 38 • Last time: – CMOS cascode transconductance amplifier design example • Today : – BiCMOS voltage amplifier: example of “dissection” technique for a complicated circuit University of California at Berkeley Dept. of EECS

  2. EECS 105 Spring 2002 Lecture 38 R. T. Howe Multi-Stage Voltage Amplifier University of California at Berkeley Dept. of EECS

  3. EECS 105 Spring 2002 Lecture 38 R. T. Howe Cutting Through the Complexity Two Approaches: 1. Eliminate “background” transistors to reduce clutter 2. Identify the “signal path” between the input and output University of California at Berkeley Dept. of EECS

  4. EECS 105 Spring 2002 Lecture 38 R. T. Howe First Approach: Find I & V Sources University of California at Berkeley Dept. of EECS

  5. EECS 105 Spring 2002 Lecture 38 R. T. Howe What’s Left? Voltage at base of Q 2 is set by totem pole University of California at Berkeley Dept. of EECS

  6. EECS 105 Spring 2002 Lecture 38 R. T. Howe Second Approach: Find Signal Path University of California at Berkeley Dept. of EECS

  7. EECS 105 Spring 2002 Lecture 38 R. T. Howe Identifying the Stages First stage (or two stages): CS/CB cascode Second stage (or two stages): CD/CC voltage buffer Why does this make sense for a voltage amplifier? University of California at Berkeley Dept. of EECS

  8. EECS 105 Spring 2002 Lecture 38 R. T. Howe Find Key Two-Port Parameters Output resistance of cascode: { ( ) } = + R r || r ( 1 g r || R π out , CS / CB oc o 2 m 2 2 S 2 ( ) = = + r R r 6 1 g R oc up o m 6 S 6 University of California at Berkeley Dept. of EECS

  9. EECS 105 Spring 2002 Lecture 38 R. T. Howe Two-Port Parameters (Cont.) University of California at Berkeley Dept. of EECS

  10. EECS 105 Spring 2002 Lecture 38 R. T. Howe Output Resistance and Voltage Gain Source resistance of the CC stage is the output resistance of the CD stage (small) R 1 1 1 1 = = + = + ≈ S , CC R R out out , CC β β g g g g m 4 o m 4 m 3 o m 4 Open-circuit voltage gain A v (last two stages have nearly unity gain): ( ( ) ) = − β + A g r || r 1 g r v m 1 o o 2 o 6 m 6 o 7 University of California at Berkeley Dept. of EECS

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend


More recommend