IIT Bombay Course Code : EE705/EE707 Department : Electrical - - PowerPoint PPT Presentation

IIT Bombay Course Code : EE705/EE707 Department : Electrical Engineering Instructor Name(s): Prof Maryam Shojaei / Teaching Assistant Santhosh E-Mail id / Website address: mailgsk@ee.iitb.ac.in

IIT Bombay

Date: 12/08/09 Lecture No: 7 Lecture Name: Sequel Demo Part-I

Sub-Topics

Course Name VLSI Design Lab Lecture No 7 Instructor's Name Prof Shojaei

Introduction to Sequel Example- Circuit Simulation

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Sequel : Introduction

n

SEQUEL : A Solver for circuit Equations with User-defined Elements

n

is a general-purpose simulation package developed at IIT Bombay.

n

Features

n

DC, transient, small-signal analysis

n

Efficient "steady-state waveform" computation

n

Digital (event-driven) simulation

n

Mixed-signal simulation

n

GUI for schematic capture, plotting, etc.

n

Allows user-defined elements (Linux version only)

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Using the Sequel GUI

n Steps n Create schematic and specify outputs n preparing the solve/Analysis sections

(DC, AC , transient, startup)

n generating the circuit file n running SEQUEL on the circuit file n Viewing(/ saving to output file) the results

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Sequel GUI Window

Property window

circuit editor / solve block/ Graph/ circuit file

Component palette Ece (electrical ) Dce (digital ) Gce (general)

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Schematic editing & Setting output variables

On Resistance Off resistance ON voltage => g_high/2

Note the brown tip

Click ONCE to select

Click Twice to place

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Schematic editing & Setting output variables

Startup Voltage value Cap value

> To connect the nodes just click node1 and then node 2

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Schematic editing & Setting output variables

From gce block NOT DCE

Offset time Step value Rise time Fall time

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Schematic editing & Setting output variables

Click to change the ouput name

Take snapshot of schematic using snapshot menu on top (pdf/png/ps)

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Analysis/Solve Block

n

goto “solve block” tab -> click “Add Solve block”

n

In property window ->SolveBlockType-> “”Transient”

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Analysis/Solve Block

n

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Analysis/Solve Block

n

Adding initial solution statement

n

Compulsory for transient analysis

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Analysis/Solve Block

n Specify method for numerical solving

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Analysis/Solve Block

n

Including output_block -> specify output file and output variables

Output file name Increase lines for long simulations

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Generate Circuit File

n

Goto “circuit file” tab -> click“Generate CF ”. Circuit file is created . To execute -> click ”Run solver “

n

Circuit file

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

View graph

n

Select X values “time” and Y values as variables to be plotted

n

Variables are saved in same order in columns in outputfile.

n

To do mathematical functions on output data use Matlab etc

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Analysis/Solve Block

n

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Example1 – Circuit Simulation

n We will simulate the circuit shown in Figure, and plot i,

V1, V2 versus time.

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Creating a circuit block

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Creating a Solve block

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Executing the program and Viewing the plot

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Executing the program and Viewing the plot

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Viewing the simulation results

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

Viewing the simulation results

IIT Bombay

Course Name Lecture No. Instructor's Name

VLSI Design Lab 7 Santhosh

AC response of RC circuit

Start,stop freq

Log/ linear sweep