Embedded Analytcs and Automotve Security Aileen Smith Chief - - PowerPoint PPT Presentation

embedded analytcs and automotve security
SMART_READER_LITE
LIVE PREVIEW

Embedded Analytcs and Automotve Security Aileen Smith Chief - - PowerPoint PPT Presentation

Embedded Analytcs and Automotve Security Aileen Smith Chief Strategy Ofcer Corporate Overview Tier-1 VC-funded start-up Automotve Recently completed round D ($6M) ARMv8 Founded 2009 Server Headquarters in Cambridge UK 44


slide-1
SLIDE 1

Embedded Analytcs and Automotve Security

Aileen Smith Chief Strategy Ofcer

slide-2
SLIDE 2
  • VC-funded start-up
  • Recently completed round D ($6M)
  • Founded 2009
  • Headquarters in Cambridge UK
  • 44 patents
  • New Chairman October 2017
  • Alberto Sangiovanni-Vincentelli
  • Industry leaders adoptng UltraSoC
  • Silicon-proven with multple customers

Corporate Overview

5 April 2018 2

Tier-1 Automotve ARMv8 Server

slide-3
SLIDE 3

Actonable Insights across the whole SoC

3

Kno wled ge Kno wled ge Informaton Informaton Data Data

UltraSoC delivers actonable insights With system-wide understanding From rich data across the whole SoC

UltraSoC enables full visibility of SoC Value

5 April 2018

slide-4
SLIDE 4

A coherent architecture to debug, develop, optmize & secure

  • Full SoC visibility, HW & SW
  • Support all architectures: Freedom of IP selecton
  • Real-tme & non-intrusive
  • Advanced analytcs & forensics
  • “in life” analytcs & SLA compliance
  • Supports Functonal Safety
  • Supports Bare Metal Security™

UltraSoC: On-Chip Analytcs for SoC as a Whole

4 5 April 2018

slide-5
SLIDE 5
  • Analytcs subsystem running contnuously, analysing,

monitoring for safety and security, reconfguring H/W parameters as required

  • AI/ML algorithms defne “normal” SoC behaviour and identfy

deviatons from the norm

  • Hardware resources are confgurable at runtme
  • Allows reuse of hardware resources for diferent scenarios and

diferent algorithms

  • Security and safety of systems
  • Hardware provides data so CPU load is small
  • Fastest speed of detecton

UltraSoC Embedded Analytcs

5 RISC CPU Core Memory Stream ME I/F JTAG CPU ME I/O GPIO 5 April 2018

slide-6
SLIDE 6

Bare Metal Security: a diferent layer

  • Re-use the logic for debug
  • “Is the system operatng as expected?”
  • Hardware-based, under the OS
  • Completely independent monitoring system
  • Invisible to main system
  • Very hard to detect or subvert
  • Consistent and integrated with functonal safety
  • Supports requirements of SAE 3061

cybersecurity for automotve

  • Complements other security architectures
  • “intruder alarm” versus “lock”

6 5 April 2018

slide-7
SLIDE 7

SAE J3061 Cyber Security for Automotve

  • SAE J3061 and ISO/SAE 21434 - Cybersecurity Guidebook for Cyber-Physical

Vehicle Systems

  • Tailors a cybersecurity process framework from the ISO 26262 process framework
  • Cybersecurity and functonal safety share parallel processes
  • Threat analysis and risk assessment vs hazard analysis
  • Atack tree analysis vs fault tree analysis
  • Cybersecurity countermeasures should be consistent with safety measures and safety mechanisms
  • The cybersecurity and functonal safety teams need to interact
  • Implies need for hardware elements for cybersecurity
  • UltraSoC monitors can support both safety and cybersecurity

7 5 April 2018

slide-8
SLIDE 8

UltraSoC in Automotve

Resilience

i) the ability to maintain a core purpose or ii) the ability to restore core purpose in the face of a disrupton

  • Partner with ResilTech (Italy) who are leaders in this space and consult on ISO 26262
  • Partner with Moortec (on-chip PVT sensors) for resilience checking e.g. load balancing based on temperature

8

Safety – Real-tme monitoring

  • Hardware monitoring that system is

working within limits

  • Hardware monitoring to warn that system

is working outside limits

  • UltraSoC can be used to monitor Data

Corrupton or implement Lock-Step Security – Real-tme monitoring

  • Challenge Response
  • Authentcaton
  • Alarm Functon (hacking, intrusion)
  • UltraSoC provides Bare Metal security as

well as message encrypton

  • Interacton between sofware and existng

hardware (post silicon).

  • Ensure sofware updates do not have a

negatve efect on system integrity

5 April 2018

slide-9
SLIDE 9

Example 1 – Non-intrusive performance optmizaton

9

Fastest tme to detecton

5 April 2018

slide-10
SLIDE 10

Example 2 – Hardware layer security

DDR3 Interconnect DFI-PHY DRAM controller Interconnect RAM DMA-1 Peripheral Interconnect USB MAC Turbo DSP Processor I$ D$

I TCM D TCM

Processor I$ D$

I TCM D TCM

DSP PHY DMA-2 DSP Timer Radio IF Radio IF FFT Interconnect Bus mon 2 Bus mon 1 Status mon 1 Status mon 1 Status mon 2 Status mon 2 Status mon 2 UltraSoC Interconnect UltraSoC IP Security Status mon 3 Efuse Key Store Status mon 3 Debug Hub

Check accesses to E-Fuse and Key Store

Use Bus mon 1’ to capture accesses to the E-Fuse and Key Store enttes if <Address> >= MemAddressL && <Address> < MemAddressH && NOT (<Id> >= IdL && <Id> <= IdH) then if Count > 0 CaptureTrace() SendEventMessage() else IncrementCount() fi Where:

  • <> are Interconnect felds being observed by the bus monitor.
  • CaptureTrace() puts the transacton into the trace bufer
  • SendEventMessage() is an instructon to the monitor to send an event out
  • n UltraSoC’s message bus
  • IncrementCount increments the counter by 1 (allows for BootRom access)

10 NB This is pseudo-code actual fltering is in hardware and not sofware 5 April 2018

slide-11
SLIDE 11

Example 3 – Non-intrusive “stuck pixel” detecton

11

Incoming image Detected stuck pixels

Fastest tme to detecton

5 April 2018

slide-12
SLIDE 12

UltraSoC Security & Embedded Analytcs

  • The only commercial heterogeneous soluton
  • Non-intrusive, wire-speed monitors
  • Integraton Simplicity
  • Enables in-life monitoring and fastest detecton
  • Reliability, Compliance & Bare-Metal Security™

12

Conclusions

5 April 2018

slide-13
SLIDE 13

13

Contact details:

Aileen Smith

aileen.smith@ultrasoc.com www.ultrasoc.com

@UltraSoC

5 April 2018