Vector FPGA Acceleration of 1-D DWT Computations using Sparse Matrix - PowerPoint PPT Presentation

Vector FPGA Acceleration of 1-D DWT Computations using Sparse Matrix Skeletons Sidharth Maheshwari, Gourav Modi, Siddhartha , Nachiket Kapre School of Computer Science and Engineering Nanyang Technological University

Matrix-Form 1-D DWT • Formulation: * 𝐷 = 𝑈𝑁 % 𝑌 , where 𝑈𝑁 = ∏ 𝑈 ) () • TM matrix is highly sparse Ø Large number of multiply-by-zero operations Ø Large memory footprint consisting of zeroes • Goals: Ø SIMD-friendly operations on non-zero values only Ø Customized DMA routines for efficient bandwidth utilization

Sparse Matrix Skeleton 8 36 • Remove multiply-by-zero operations • Reduction in memory footprint of TM .

Modified Matrix-Form 1-D DWT N = 65536

VectorBlox MXP • Lanes: 16-32 • Scratchpad: 64-128 KB • DMA bandwidth: 4-32 B/cycle

Results - Speedup 60 55 50 45 40 Speedup Baseline CPU 35 Raspberry Pi 30 Zedboard 25 BeagleBone Black 20 15 10 5 0 MXP − DE2 MXP − DE4 MXP − Zed Board 𝑂 = 2 -. , 𝑀 = 6 𝑏𝑜𝑒 𝑙 = 3

Summary • We propose a Modified Matrix-Form scheme to unlock inherent parallelism in 1-D DWT • We exploit the sparsity pattern in TM to reduce complexity from O( 𝑜 8 ) to O( 𝑜 ) using : Skeletons to avoid wasteful multiply-by-zero operations Ø Rearrangement of input samples Ø • Speedups of 12-103x over state-of-the-art in-built signal library in Octave( dwt function)

Experimental Setup Matrix-form 1-D DWT Sparse Matrix Skeletons CPU CPU + MXP - Optimized OpenBLAS routines in - Customized DMA routines for data transfer between host and MXP Octave and C (compiled with –O3) - 16-32 vector lanes - Performance measured using PAPI v5.4.3 - 64-128KB scratchpad memory - Performance measured using MXP - 32b ARMv7 on Beaglebone Black, Timing API Zedboard, and ARMv6 on Raspberry Pi - Altera DE2/DE4 and Zedboard

Results - Throughput ● ARM (Beagl.) ARM (Zedb.) MXP − DE4 ● ARM (Rasp.) MXP − DE2 ● MXP − Zed 80 Energy (mJ) 60 40 ● ● 20 ● 0.1 1.0 Throughput (GOps/S) 𝑂 = 2 -. , 𝑀 = 6 𝑏𝑜𝑒 𝑙 = 3

CHALLENGES: • Large volume of data • Strict real-time processing constraints • High accuracy demands • Energy constraints, especially in embedded systems

Modified Matrix-Form 1-D DWT Rearrangement

Vector FPGA Acceleration of 1-D DWT Computations using Sparse Matrix - PowerPoint PPT Presentation

Vector FPGA Acceleration of 1-D DWT Computations using Sparse Matrix Skeletons Sidharth Maheshwari, Gourav Modi, Siddhartha , Nachiket Kapre School of Computer Science and Engineering Nanyang Technological University Matrix-Form 1-D DWT

An introduction to FPGA-based acceleration of neural networks Marco Pagani 1 What is an FPGA?

CFD Acceleration with FPGA Launching byteLAKEs CFD Suite Krzysztof Rojek, CTO at byteLAKE,

FPGA-based Acceleration: we need source to source compilers! Joo M.P. Cardoso Joo Bispo,

Architecture exploration through FPGA acceleration Rapid System Level Design and Evaluation of

Fast FPGA prototyping with Software Development Kit for FPGA (SDK4FPGA) Andrea Suardi

to Efficient FPGA Acceleration Jiajie Li 1,2 , Yuze Chi 2 , Jason Cong 2 Tsinghua University 1 ,

Multicore versus FPGA in the Acceleration of Discrete Molecular Dynamics* + Tony Dean ~ Josh Model

Processor Architecture Charles Eric LaForest J. Gregory Steffan ECE, University of Toronto FPGA

Data Layout Transformation for Stencil Computations on Short-Vector SIMD Architectures Tom

Dandelion Review for R212: 24 th November 2014 Motivation GPU, FPGA, Vector processors becoming

Adaptive FPGA-based Database Accelerators Achievements, Possibilities, and Challenges Daniel

FPGA What is a FPGA? How FPGAs work How do they work? Manufacturers

FPGA Acceleration for the Frequent Item Problem Jens Teubner, Ren e M uller, Gustavo Alonso

Embarrassingly Parallel Computations 3.2 1 Embarrassingly Parallel Computations A computation

Computational Glass-Free Displays Zhuolun He and Guojie Luo Peking University FPGA, Feb. 2017

6. Velocity and Acceleration A particle moving in space sweeps out a curve. The position vector

T Matrices F Gabriel Rodr guez, Louis-No el Pouchet A R D International Workshop on

Sparse Matrix Computation with PETSc Portable, Extensible Toolkit for

Enabling Sparse Matrix Computation in Multi-locale Chapel Tyler Simon Laboratory for Physical

Parallel Segmented Merge and Its Applications to Two Sparse Matrix Kernels Weifeng Liu, Norwegian

Multilingual detection of Fake News Spreaders via Sparse Matrix Factorization Boshko Koloski

Optimizing Sparse Matrix Vector Multiplication on Emerging Multicores Orhan Kislal, Wei Ding,

Squeezing GPU performance GPGPU 2015: High Performance Computing with CUDA University of Cape Town

On visualization of (social) networks Networks Approaches Statistics Drawing of Vladimir