Single-Photon Timing Resolution in Digital Silicon Photomultipliers - - PowerPoint PPT Presentation

single photon timing resolution in digital silicon
SMART_READER_LITE
LIVE PREVIEW

Single-Photon Timing Resolution in Digital Silicon Photomultipliers - - PowerPoint PPT Presentation

Single-Photon Timing Resolution in Digital Silicon Photomultipliers E. Venialgo 1 , J.-F. Pratte 2 , S. Brunner 3 , and E. Charbon 4 1 Applied Quantum Architectures department, Delft University of Technology, Delft, Netherlands. 2 Department of


slide-1
SLIDE 1

1

Single-Photon Timing Resolution in Digital Silicon Photomultipliers

  • E. Venialgo1, J.-F. Pratte2, S. Brunner3, and E. Charbon4

1Applied Quantum Architectures department, Delft University of Technology, Delft, Netherlands. 2Department of Electrical and Computer Engineering, Université de Sherbrooke, Sherbrooke, QC, Canada. 3Radiation Science & Technology department, Delft University of Technology, Delft, The Netherlands. 4Advanced Quantum Architecture Laboratory, EPFL, Lausanne, Switzerland.

slide-2
SLIDE 2

2

Main objective of this talk

Discuss and propose a standardization methods for SPTR measurements in Digital SiPMs

slide-3
SLIDE 3

3

Outline

  • Definition of SPTR
  • Digital SiPM architectures
  • Setup examples
  • Parameters and standardization
  • Conclusions
slide-4
SLIDE 4

4

Single-Photon Timing Resolution

“The timing response of a SiPM is represented as a statistical distribution characterized by its precision, accuracy, and bin size (LSB)”

slide-5
SLIDE 5

5

Single-Photon Timing Resolution

“The timing response of a SiPM is represented as a statistical distribution characterized by its precision, accuracy, and bin size (LSB)”

accuracy

slide-6
SLIDE 6

6

Single-Photon Timing Resolution

“The timing response of a SiPM is represented as a statistical distribution characterized by its precision, accuracy, and bin size (LSB)”

precision

slide-7
SLIDE 7

7

Single-Photon Timing Resolution

“The timing response of a SiPM is represented as a statistical distribution characterized by its precision, accuracy, and bin size (LSB)”

bin size (LSB)

slide-8
SLIDE 8

8

Conditions and techniques

  • Single-photon light level
  • Uniform illumination over the sensitive area
  • TCSPC measurement technique
slide-9
SLIDE 9

9

SPTR impact on applications (PET)

D-SiPM SCINTILLATOR 511 keV Gamma Photon

slide-10
SLIDE 10

10

SPTR impact on applications (PET)

D-SiPM SCINTILLATOR 511 keV Gamma Photon

Q: total photoelectrons Tr: rise time Td: decay time

: SPTR

slide-11
SLIDE 11

11

SPTR impact on applications (PET)

D-SiPM SCINTILLATOR 511 keV Gamma Photon

Q: total photoelectrons Tr: rise time Td: decay time

: SPTR

slide-12
SLIDE 12

12

SPTR impact on applications (PET)

D-SiPM SCINTILLATOR 511 keV Gamma Photon

Q: total photoelectrons Tr: rise time Td: decay time

: SPTR

SORTING PROCESS

slide-13
SLIDE 13

13

Digital SiPM architectures

slide-14
SLIDE 14

14

Digital SiPM concepts

6400 SPADs 1 time stamp TDC

  • T. Frach et al., NSSMIC 2009

digital photon counter (DPC)

slide-15
SLIDE 15

15

Digital SiPM concepts

6400 SPADs 1 time stamp TDC 26x16 SPADs 48 individual time stamps 48 TDC

  • T. Frach et al., NSSMIC 2009
  • S. Mandai et al., NSSMIC 2012

digital photon counter (DPC) Multichannel digital SiPM (MD-SiPM)

slide-16
SLIDE 16

16

Digital SiPM concepts

6400 SPADs 1 time stamp TDC 26x16 SPADs 48 individual time stamps 48 TDC 1 SPAD per TDC N individual time stamps

  • T. Frach et al., NSSMIC 2009
  • S. Mandai et al., NSSMIC 2012 Pratte et al. 3DIC-IEEE 2010

3D digital SiPM (3DdSiPM) digital photon counter (DPC) Multichannel digital SiPM (MD-SiPM)

slide-17
SLIDE 17

17

Digital Photon Counter (DPC)

  • each die has 4 pixels
  • two TDCs per die
  • 4 sub-pixels
  • 3200 or 6400 SPADs per

pixel

  • programmable trigger and

validation logic

  • individual SPAD cell masking

circuitry

  • TDC bin size: 24 ps
  • T. Frach et al., NSSMIC 2009
  • S. Brunner et al., JINST 2016
slide-18
SLIDE 18

18

9x18 Array of MD-SiPMs 9 x 18

MD-SiPMs

432 TDCs

26x16 Pixels 26x16 SPADs 26x16 SPADs 26x16 SPADs 26x16 SPADs 26x16 SPADs 26x16 SPADs 26x16 SPADs 26x16 SPADs 26x16 SPADs 26x16 SPADs 26x16 SPADs 26x16 SPADs 26x16 SPADs 26x16 SPADs

slide-19
SLIDE 19

19

9x18 Array of MD-SiPMs architectural overview

  • a 2D 9x18 MD-SiPM array.
  • 9 TDC banks with each having 48

TDCs..

  • configuration memory and masking

registers.

  • readout logic and discriminator.

9x18 MD-SiPM Array Decoder Smart Reset Decision Logic Masking / Energy Calculation Config MD-SiPM: 16x26 SPADs 48x9 Column-parallel TDC Matrix

48 timing/energy lines

Serializer / IOs Refs. PVTB High Voltage Generator Augusto Carimatto; Shingo Mandai; Esteban Venialgo; Ting Gong; Giacomo Borghi; Dennis R. Schaart; Edoardo

  • Charbon. ISSCC, 2015
slide-20
SLIDE 20

20

3D digital SiPM

3D Integration

  • high fill factor
  • heterogeneous

technologies integration

Teledyne Dalsa Custom process TSMC CMOS 65 nm 256 SPAD readout ASIC

Pratte et al. 3DIC-IEEE 2010

slide-21
SLIDE 21

21

Digital SiPM overview

Post-processing 256 Pixels

QC TDC SPAD Channel QC TDC SPAD Channel QC TDC SPAD Channel QC TDC SPAD Channel Array Readout A) Calibration and correction B) Timestamp sorting C) Dark count filter D) Multi-photon estimation

Out 2 Out 5 Out 3 Out 4 Out 1 Pratte et al. 3DIC-IEEE 2010

slide-22
SLIDE 22

22

Setup examples

slide-23
SLIDE 23

23

Typical setup (MD-SiPM)

picosecond Laser

  • power
  • repetition rate
  • wavelength
  • pulse width (40 ps)

Advaced laser diode

  • systems. EIG1000 AF.

Head: PiL040F, 405 nm, SANYO laser diode DL- 5146-152

slide-24
SLIDE 24

24

Typical setup (MD-SiPM)

  • ptical interface
  • NDF
  • diffuser
slide-25
SLIDE 25

25

Typical setup (MD-SiPM)

MD-SiPM

  • bias voltage
  • temperature
  • DCR
  • ......
slide-26
SLIDE 26

26

Typical setup (MD-SiPM)

readout FPGA

  • CLK source
  • STOP/START
  • ML507 Xilinx, Virtex-5
  • human data [XCM-206Z]Xilinx Spartan-6 FGG676
  • custom Microsemi AGL1000V2−CS281 board
slide-27
SLIDE 27

27

Typical setup (MD-SiPM)

acquisition computer

  • KDE
  • measurement error
  • calibration procedures
  • custom USB-2.0 interface
  • ethernet 1Gbps
  • matlab/Linux
slide-28
SLIDE 28

28

Typical setup (MD-SiPM)

picosecond laser head NDF diffuser fan MD-SiPM + readout PC interface synchronization signal

slide-29
SLIDE 29

29

SPTR measurement MD-SiPM

  • excess bias voltage
  • timing line settings
  • S. Mandai, PhD. Thesis, TU-Delft ,2014
slide-30
SLIDE 30

30

Sherbrooke’s SPTR setup

Jean-Francois.Pratte@USherbrooke.ca

Mai Tai OPO att. PIN Beam DUT Scope high power low power photon starved

  • ptical table

two 2x6' tables

  • ne 2x8' table
slide-31
SLIDE 31

31

Sherbrooke’s SPTR setup

Jean-Francois.Pratte@USherbrooke.ca

Mai Tai OPO att. PIN Beam DUT Scope high power low power photon starved SP- Mai Tai Ultrafast Ti-Sapphire Laser pulse width : < 100 fs repetition rate : 80 MHz wavelength : 690 - 1040 nm average power : 3.0 W

slide-32
SLIDE 32

32

Sherbrooke’s SPTR setup

Jean-Francois.Pratte@USherbrooke.ca

Mai Tai OPO att. PIN Beam DUT Scope high power low power photon starved SP- Optical Parametric Oscillator pulse width : < 100 fs repetition rate : 80 MHz wavelength : 345 - 2500nm average power : 100 mW - 1.0 W

slide-33
SLIDE 33

33

Sherbrooke’s SPTR setup

Jean-Francois.Pratte@USherbrooke.ca

Mai Tai OPO att. PIN Beam DUT Scope high power low power photon starved variable attenuator high power optics glen polarizer 1/2 wave plate beam dump

slide-34
SLIDE 34

34

Sherbrooke’s SPTR setup

Jean-Francois.Pratte@USherbrooke.ca

Mai Tai OPO att. PIN Beam DUT Scope high power low power photon starved reference PIN diode Becker & Hickl PHD-400 200 ps rise time

slide-35
SLIDE 35

35

Sherbrooke’s SPTR setup

Jean-Francois.Pratte@USherbrooke.ca

Mai Tai OPO att. PIN Beam DUT Scope high power low power photon starved free space beam propagation high-end Newport mirrors for ultrafast laser

slide-36
SLIDE 36

36

Sherbrooke’s SPTR setup

Jean-Francois.Pratte@USherbrooke.ca

Mai Tai OPO att. PIN Beam DUT Scope high power low power photon starved beam conditioning setup iris, shutter, filter, beam splitter, focusing optics

slide-37
SLIDE 37

37

Sherbrooke’s SPTR setup

Jean-Francois.Pratte@USherbrooke.ca

Mai Tai OPO att. PIN Beam DUT Scope high power low power photon starved sample fixture

  • automated XYZ-axis stage
  • manual tilt, yaw and rotation axis
slide-38
SLIDE 38

38

Sherbrooke’s SPTR setup

Jean-Francois.Pratte@USherbrooke.ca

Mai Tai OPO att. PIN Beam DUT Scope high power low power photon starved

  • utput signals

SMA cable (ref diode and DUT)

  • scilloscope
  • LeCroy SDA 6000A 20 GS/s, 6 GHz
  • Keysight MSOX91304A 80 GS/s, 13 GHz
slide-39
SLIDE 39

39

Beam conditioning setup

39

  • laser input for SPTR measurements
  • neutral density filters (photon starved)
  • beam focusing (down to ~2um spot size)
  • XYZ motorized stage (array sweep, ~1um step)

Jean-Francois.Pratte@USherbrooke.ca

slide-40
SLIDE 40

40

Sherbrooke’s SPTR setup

Jean-Francois.Pratte@USherbrooke.ca

slide-41
SLIDE 41

41

Typical SPTR acquisition

Jean-Francois.Pratte@USherbrooke.ca

Setup jitter

  • PIN ref diode pulse to pulse

jitter

  • include electronic jitter (SMA,

scope)

  • include Mai T

ai / OPO pulse to pulse jitter (negligible)

  • Value : 3-4 ps FWHM

A SPAD SPTR acquisition

  • time delay between the SPAD output

(pink) and the ref. signal (blue)

  • histogram building (100k events)
  • FWHM extract

𝜏mesured

2

= 𝜏setup

2

+ 𝜏detector

2

slide-42
SLIDE 42

42

SPAD + front-end SPTR

  • TSMC 65 nm
  • SPAD implemented for

test purpose (and fun)

  • 20 µm diameter

Jean-Francois.Pratte@USherbrooke.ca

SPAD Front-end

SPTR: 8.9 ps FWHM

slide-43
SLIDE 43

43

DPC SPTR (measurement setup)

  • S. Brunner et al., JINST 2016
slide-44
SLIDE 44

44

DPC SPTR (results)

  • S. Brunner et al., JINST 2016
slide-45
SLIDE 45

45

DPC SPTR (results)

Temperature ºC

  • S. Brunner et al., JINST 2016
slide-46
SLIDE 46

46

DPC SPTR (results)

Active area

  • S. Brunner et al., JINST 2016
slide-47
SLIDE 47

47

DPC SPTR (results)

Masking level

  • S. Brunner et al., JINST 2016
slide-48
SLIDE 48

48

Parameters and standardization

slide-49
SLIDE 49

49

Timing propagation (architecture)

TDC: single-shot resolution range LSB INL/DNL timing line: detection circuit threshold bias voltage

quenching circuit

detection circuit masking memory bias voltages

quenching circuit

detection circuit masking memory bias voltages

quenching circuit

detection circuit masking memory bias voltages event discriminator

  • peration

mode

readout

slide-50
SLIDE 50

50

Timing propagation (architecture)

TDC: single-shot resolution range LSB INL/DNL timing line: detection circuit threshold bias voltage

quenching circuit

detection circuit masking memory bias voltages

quenching circuit

detection circuit masking memory bias voltages

quenching circuit

detection circuit masking memory bias voltages event discriminator

  • peration

mode

readout

slide-51
SLIDE 51

51

Timing propagation (architecture)

TDC: single-shot resolution range LSB INL/DNL timing line: detection circuit threshold bias voltage

quenching circuit

detection circuit masking memory bias voltages

quenching circuit

detection circuit masking memory bias voltages

quenching circuit

detection circuit masking memory bias voltages event discriminator

  • peration

mode

readout

slide-52
SLIDE 52

52

Timing propagation (architecture)

TDC: single-shot resolution range LSB INL/DNL timing line: detection circuit threshold bias voltage

quenching circuit

detection circuit masking memory bias voltages

quenching circuit

detection circuit masking memory bias voltages

quenching circuit

detection circuit masking memory bias voltages event discriminator

  • peration

mode

readout

slide-53
SLIDE 53

53

Common architectural components

  • Time-to-digital converters (LSB, INL, DNL, SSR)

– several TDCs: best, worst, and median

  • Operation mode

– event discriminator, triggering system, reset system, measurement range

  • SPAD-cell operation

– masking [%], excess bias, quenching, TH, activated area

  • Timing line settings and characterization

– inverter, comparator TH, preamplifier

slide-54
SLIDE 54

54

Timing measurement (setup)

  • ptics:

attenuator diffuser

  • ptical parametric oscillator

mirrors splitters laser: pulse width Power wavelength repetition rate Digital SiPM

  • ptical reference

readout FPGA

  • scilloscope
slide-55
SLIDE 55

55

Timing measurement (setup)

  • ptics:

attenuator diffuser

  • ptical parametric oscillator

mirrors splitters laser: pulse width power wavelength repetition rate Digital SiPM electrical reference readout FPGA

slide-56
SLIDE 56

56

Common setup components

  • Optical components

– light attenuator (SPAD rate, single-photon level) – light diffuser (uniformity). SPAD camera measurement – etc

  • Laser system

– pulse width, wavelength, CLK jitter, repetition rate

  • D-SiPM controller and synchronization system with

respect to the laser pulse

– optical/electrical

  • Measurement conditions: temperature, power,

heatsinks, etc

slide-57
SLIDE 57

57

Conclusions

  • Digital SiPM standardization relies on two main

aspects: the D-SiPM architecture and the measurement setup

  • In a standardization procedure, the common

architectural parameters are established and specific features related to timing are also reported.

  • The measurement setup can be divided into two

types: high timing resolution (<100 ps) and standard timing resolution (>100 ps)

slide-58
SLIDE 58

58

Acknowledgments

  • Swiss National Science Foundation
  • STW
  • 3IT
  • RAMS
  • NSERC CRSNG
  • CMC MIcrosystems
  • RESMIQ
  • CANADA FIRST
  • Fonds de recherche nature et technologie

Québec

slide-59
SLIDE 59

59

References

  • S. Mandai and E. Charbon, "Multi-channel digital SiPMs: Concept, analysis and implementation," 2012 IEEE Nuclear

Science Symposium and Medical Imaging Conference Record (NSS/MIC), Anaheim, CA, 2012, pp. 1840-1844. doi: 10.1109/NSSMIC.2012.6551429

  • L. H. C. Braga et al., "An 8×16-pixel 92kSPAD time-resolved sensor with on-pixel 64ps 12b TDC and 100MS/s real-time

energy histogramming in 0.13µm CIS technology for PET/MRI applications," 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, 2013, pp. 486-487. doi: 10.1109/ISSCC.2013.6487826

  • T. Frach, G. Prescher, C. Degenhardt, R. de Gruyter, A. Schmitz and R. Ballizany, "The digital silicon photomultiplier —

Principle of operation and intrinsic detector performance," 2009 IEEE Nuclear Science Symposium Conference Record (NSS/MIC), Orlando, FL, 2009, pp. 1959-1965. doi: 10.1109/NSSMIC.2009.5402143

  • Bérubé, Benoit-Louis, et al. Development of a single photon avalanche diode (SPAD) array in high voltage CMOS 0.8 µm

dedicated to a 3D integrated circuit (3DIC). In: Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC), 2012 IEEE. IEEE, 2012. p. 1835-1839.

  • BRUNNER, S. E., et al. A comprehensive characterization of the time resolution of the Philips Digital Photon Counter.

Journal of Instrumentation, 2016, 11.11: P11004.

  • A. Carimatto et al., "11.4 A 67,392-SPAD PVTB-compensated multi-channel digital SiPM with 432 column-parallel 48ps

17b TDCs for endoscopic time-of-flight PET," 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, San Francisco, CA, 2015, pp. 1-3. doi: 10.1109/ISSCC.2015.7062996

  • FISHBURN, Matthew W.; CHARBON, Edoardo. System tradeoffs in gamma-ray detection utilizing SPAD arrays and
  • scintillators. IEEE Transactions on Nuclear Science, 2010, 57.5: 2549-2557.
  • SEIFERT, Stefan; VAN DAM, Herman T.; SCHAART, Dennis R. The lower bound on the timing resolution of scintillation
  • detectors. Physics in Medicine & Biology, 2012, 57.7: 1797.
  • VENIALGO, Esteban, et al. Time estimation with multichannel digital silicon photomultipliers. Physics in Medicine &

Biology, 2015, 60.6: 2435.