1
On Simulated Annealing in EDA
A tribute to Prof. C. L. Liu at ISPD‐2012
Martin D.F. Wong
Department of Electrical and Computer Engineering University of Illinois at Urbana‐Champaign
On Simulated Annealing in EDA A tribute to Prof. C. L. Liu at ISPD - - PowerPoint PPT Presentation
On Simulated Annealing in EDA A tribute to Prof. C. L. Liu at ISPD 2012 Martin D.F. Wong Department of Electrical and Computer Engineering University of Illinois at Urbana Champaign 1 ICCAD Panel on Simulated Annealing 1987 ICCAD Panel:
1
A tribute to Prof. C. L. Liu at ISPD‐2012
Department of Electrical and Computer Engineering University of Illinois at Urbana‐Champaign
1987 ICCAD Panel: “Is Simulated Annealing Practical for CAD?”
2
1988
3
4
“We hope that our experiences with the techniques we employed, some of which indeed bear certain similarities for different problems, could be useful as hints and guides for other researchers in applying the method To the solutions of other problems.”
Channel Routing
ICCAD‐85
Pin Assignment
ICCD‐85, INTEGRATION‐87
Gate Matrix Layout
ICCAD‐86
PLA Folding
CICC‐85,JSSC‐87
Floorplan Design
DAC‐86,ICCAD‐87
Array Optimization
DAC‐87 5
DAC‐86
6
DAC‐86
7
8
9
simple folding multiple folding PLA
10
maximum matching simple folding Solution Space = Row Permutations
11
Row Permutations + Column Permutations + 2D Compactions
12
13
14
– Hard modules – Soft modules
A B C D
2 1 10 5
15
1 2 7 6 5 3 4 3 2 1 4 5
6 7
2 3 * 1 + 4 5 + 6 7 * + * Slicing Tree Polish Expression Slicing Floorplan
16
17
18
19
Experimental results => slicing is good for soft modules
Circuit
Modules runtime(s) deadspace(%) apte 9 0.31 0.74 xerox 10 0.38 hp 11 0.45 ami33 33 3.22 0.01 ami49 49 6.93 0.13
*all modules have aspect ratio between 0.5 and 2
20
Wong, ASPDAC 2005)
49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
21
22
total
total
where
23
slicing floorplan
Otherwise, x1 > x1!
slicing floorplan which is smaller!
24
– 5 blocks: A, B, C and D identical, E is a square – 0< x ≤ 1; block aspect ratio ∈ [1/2, 2]
– A, B and E: aspect ratio = 2
25
Area Increase =
2
1 2 2 2 2 2 1 4 4(1 ) x x x x x x x
26
– The slicing floorplan can be packed with zero dead‐space – Adjust aspect ratios of A, B, C and D – Aspect ratio of E is 2
27
R = aspect ratio of A & B =
2
1 2 4 2 1 x x x x
R ∈ [1.5625,2] when x ∈ [0.783,1]
28
S = aspect ratio of C &D =
2
1 2 x x S ∈ [1,1.455] when x ∈ [0.783, 1]
29
30