instruction set architectures part ii x86 risc and cisc
play

Instruction Set Architectures Part II: x86, RISC, and CISC - PowerPoint PPT Presentation

Feb 11, 2024 •254 likes •1.25k views

Instruction Set Architectures Part II: x86, RISC, and CISC Readings: 2.16-2.18 1 Goals for this Class Understand how CPUs run programs How do we express the computation the CPU? How does the CPU execute it? How does the

  1. Instruction Set Architectures Part II: x86, RISC, and CISC Readings: 2.16-2.18 1

  2. Goals for this Class • Understand how CPUs run programs • How do we express the computation the CPU? • How does the CPU execute it? • How does the CPU support other system components (e.g., the OS)? • What techniques and technologies are involved and how do they work? • Understand why CPU performance varies • How does CPU design impact performance? • What trade-offs are involved in designing a CPU? • How can we meaningfully measure and compare computer performance? • Understand why program performance varies • How do program characteristics affect performance? • How can we improve a programs performance by considering the CPU running it? • How do other system components impact program performance? 2

  3. Goals • Start learning to read x86 assembly • Understand the design trade-offs involved in crafting an ISA • Understand RISC and CISC • Motivations • Origins • Learn something about other current ISAs • Very long instruction word (VLIW) • Arm and Thumb 3

  4. The Stack Frame • Example A function’s “stack frame” holds main: • It’s local variables � addiu � $sp,$sp,-32 • Copies of callee-saved registers (if � sw � � $fp,24($sp) needs to used them) � move � $fp,$sp • Copies of caller-saved registers � sw � � $0,8($fp) (when it makes function calls). � li � � $v0,1 � • The frame pointer ($fp) points to the � sw � � $v0,12($fp) base of the frame stack frame. � li � � $v0,2 � • The frame pointer in action. � sw � � $v0,16($fp) • Adjust the stack pointer to allocate � lw � � $3,12($fp) the frame � lw � � $v0,16($fp) • Save the $fp into the frame (it’s � addu � $v0,$3,$v0 callee-saved) � sw � � $v0,8($fp) • Copy from the $sp to the $fp � lw � � $v0,8($fp) • � move � $sp,$fp Use the $sp as needed for function � lw � � $fp,24($sp) calls. • � addiu � $sp,$sp,32 Refer to local variables relative to � j � � $ra $fp. • Clean up when you’re done. 4

  5. The Stack Frame main: � addiu � $sp,$sp,-32 ... value fp-relative � sw � � $fp,24($sp) � move � $fp,$sp 0x1020 � sw � � $0,8($fp) 0x101C +32 � li � � $v0,1 � � sw � � $v0,12($fp) 0x1018 +24 � li � � $v0,2 � 0x1014 +20 � sw � � $v0,16($fp) 0x1010 +16 � lw � � $3,12($fp) � lw � � $v0,16($fp) 0x100C +12 � addu � $v0,$3,$v0 0x1008 +8 � sw � � $v0,8($fp) � lw � � $v0,8($fp) 0x1004 +4 � move � $sp,$fp 0x1000 +0 � lw � � $fp,24($sp) 0x0FFC � addiu � $sp,$sp,32 � j � � $ra 5

  6. The Stack Frame main: � addiu � $sp,$sp,-32 ... value fp-relative � sw � � $fp,24($sp) � move � $fp,$sp sp-> 0x1020 � sw � � $0,8($fp) 0x101C +32 � li � � $v0,1 � � sw � � $v0,12($fp) 0x1018 +24 � li � � $v0,2 � 0x1014 +20 � sw � � $v0,16($fp) 0x1010 +16 � lw � � $3,12($fp) � lw � � $v0,16($fp) 0x100C +12 � addu � $v0,$3,$v0 0x1008 +8 � sw � � $v0,8($fp) � lw � � $v0,8($fp) 0x1004 +4 � move � $sp,$fp 0x1000 +0 � lw � � $fp,24($sp) 0x0FFC � addiu � $sp,$sp,32 � j � � $ra 5

  7. The Stack Frame main: PC-> � addiu � $sp,$sp,-32 ... value fp-relative � sw � � $fp,24($sp) � move � $fp,$sp sp-> 0x1020 � sw � � $0,8($fp) 0x101C +32 � li � � $v0,1 � � sw � � $v0,12($fp) 0x1018 +24 � li � � $v0,2 � 0x1014 +20 � sw � � $v0,16($fp) 0x1010 +16 � lw � � $3,12($fp) � lw � � $v0,16($fp) 0x100C +12 � addu � $v0,$3,$v0 0x1008 +8 � sw � � $v0,8($fp) � lw � � $v0,8($fp) 0x1004 +4 � move � $sp,$fp 0x1000 +0 � lw � � $fp,24($sp) 0x0FFC � addiu � $sp,$sp,32 � j � � $ra 5

  8. The Stack Frame main: PC-> � addiu � $sp,$sp,-32 ... value fp-relative � sw � � $fp,24($sp) � move � $fp,$sp 0x1020 � sw � � $0,8($fp) 0x101C +32 � li � � $v0,1 � � sw � � $v0,12($fp) 0x1018 +24 � li � � $v0,2 � 0x1014 +20 � sw � � $v0,16($fp) 0x1010 +16 � lw � � $3,12($fp) � lw � � $v0,16($fp) 0x100C +12 � addu � $v0,$3,$v0 0x1008 +8 � sw � � $v0,8($fp) � lw � � $v0,8($fp) 0x1004 +4 � move � $sp,$fp sp-> 0x1000 +0 � lw � � $fp,24($sp) 0x0FFC � addiu � $sp,$sp,32 � j � � $ra 5

  9. The Stack Frame main: � addiu � $sp,$sp,-32 PC-> ... value fp-relative � sw � � $fp,24($sp) � move � $fp,$sp 0x1020 � sw � � $0,8($fp) 0x101C +32 � li � � $v0,1 � � sw � � $v0,12($fp) 0x1018 +24 � li � � $v0,2 � 0x1014 +20 � sw � � $v0,16($fp) 0x1010 +16 � lw � � $3,12($fp) � lw � � $v0,16($fp) 0x100C +12 � addu � $v0,$3,$v0 0x1008 +8 � sw � � $v0,8($fp) � lw � � $v0,8($fp) 0x1004 +4 � move � $sp,$fp sp-> 0x1000 +0 � lw � � $fp,24($sp) 0x0FFC � addiu � $sp,$sp,32 � j � � $ra 5

  10. The Stack Frame main: � addiu � $sp,$sp,-32 PC-> ... value fp-relative � sw � � $fp,24($sp) � move � $fp,$sp 0x1020 � sw � � $0,8($fp) 0x101C +32 � li � � $v0,1 � old fp � sw � � $v0,12($fp) 0x1018 +24 � li � � $v0,2 � 0x1014 +20 � sw � � $v0,16($fp) 0x1010 +16 � lw � � $3,12($fp) � lw � � $v0,16($fp) 0x100C +12 � addu � $v0,$3,$v0 0x1008 +8 � sw � � $v0,8($fp) � lw � � $v0,8($fp) 0x1004 +4 � move � $sp,$fp sp-> 0x1000 +0 � lw � � $fp,24($sp) 0x0FFC � addiu � $sp,$sp,32 � j � � $ra 5

  11. The Stack Frame main: � addiu � $sp,$sp,-32 ... value fp-relative � sw � � $fp,24($sp) PC-> � move � $fp,$sp 0x1020 � sw � � $0,8($fp) 0x101C +32 � li � � $v0,1 � old fp � sw � � $v0,12($fp) 0x1018 +24 � li � � $v0,2 � 0x1014 +20 � sw � � $v0,16($fp) 0x1010 +16 � lw � � $3,12($fp) � lw � � $v0,16($fp) 0x100C +12 � addu � $v0,$3,$v0 0x1008 +8 � sw � � $v0,8($fp) � lw � � $v0,8($fp) 0x1004 +4 � move � $sp,$fp sp-> 0x1000 +0 � lw � � $fp,24($sp) 0x0FFC � addiu � $sp,$sp,32 � j � � $ra 5

  12. The Stack Frame main: � addiu � $sp,$sp,-32 ... value fp-relative � sw � � $fp,24($sp) PC-> � move � $fp,$sp 0x1020 � sw � � $0,8($fp) 0x101C +32 � li � � $v0,1 � old fp � sw � � $v0,12($fp) 0x1018 +24 � li � � $v0,2 � 0x1014 +20 � sw � � $v0,16($fp) 0x1010 +16 � lw � � $3,12($fp) � lw � � $v0,16($fp) 0x100C +12 � addu � $v0,$3,$v0 0x1008 +8 � sw � � $v0,8($fp) � lw � � $v0,8($fp) 0x1004 +4 � move � $sp,$fp sp-> fp-> 0x1000 +0 � lw � � $fp,24($sp) 0x0FFC � addiu � $sp,$sp,32 � j � � $ra 5

  13. The Stack Frame The stack frame main: � addiu � $sp,$sp,-32 ... value fp-relative � sw � � $fp,24($sp) PC-> � move � $fp,$sp 0x1020 � sw � � $0,8($fp) 0x101C +32 � li � � $v0,1 � old fp � sw � � $v0,12($fp) 0x1018 +24 � li � � $v0,2 � 0x1014 +20 � sw � � $v0,16($fp) 0x1010 +16 � lw � � $3,12($fp) � lw � � $v0,16($fp) 0x100C +12 � addu � $v0,$3,$v0 0x1008 +8 � sw � � $v0,8($fp) � lw � � $v0,8($fp) 0x1004 +4 � move � $sp,$fp sp-> fp-> 0x1000 +0 � lw � � $fp,24($sp) 0x0FFC � addiu � $sp,$sp,32 � j � � $ra 5

  14. The Stack Frame The stack frame main: � addiu � $sp,$sp,-32 ... value fp-relative � sw � � $fp,24($sp) � move � $fp,$sp 0x1020 PC-> � sw � � $0,8($fp) 0x101C +32 � li � � $v0,1 � old fp � sw � � $v0,12($fp) 0x1018 +24 � li � � $v0,2 � 0x1014 +20 � sw � � $v0,16($fp) 0x1010 +16 � lw � � $3,12($fp) � lw � � $v0,16($fp) 0x100C +12 � addu � $v0,$3,$v0 0x1008 +8 � sw � � $v0,8($fp) � lw � � $v0,8($fp) 0x1004 +4 � move � $sp,$fp sp-> fp-> 0x1000 +0 � lw � � $fp,24($sp) 0x0FFC � addiu � $sp,$sp,32 � j � � $ra 5

  15. The Stack Frame The stack frame main: � addiu � $sp,$sp,-32 ... value fp-relative � sw � � $fp,24($sp) � move � $fp,$sp 0x1020 PC-> � sw � � $0,8($fp) 0x101C +32 � li � � $v0,1 � old fp � sw � � $v0,12($fp) 0x1018 +24 � li � � $v0,2 � 0x1014 +20 � sw � � $v0,16($fp) 0x1010 +16 � lw � � $3,12($fp) � lw � � $v0,16($fp) 0x100C +12 � addu � $v0,$3,$v0 0 0x1008 +8 � sw � � $v0,8($fp) � lw � � $v0,8($fp) 0x1004 +4 � move � $sp,$fp sp-> fp-> 0x1000 +0 � lw � � $fp,24($sp) 0x0FFC � addiu � $sp,$sp,32 � j � � $ra 5

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend

Instruction Set Architectures Part II: x86, RISC, and CISC Readings: 2.16-2.18 1 Which ISA

Instruction Set Architectures Part II: x86, RISC, and CISC Readings: 2.16-2.18 1 Which ISA

Instruction Set Architectures Part II: x86, RISC, and CISC Readings: 2.16-2.18 1 Which ISA runs in most cell phones and tablets? Letter Answer A ARM B x86 C MIPS D VLIW E CISC 2 Was the full x86 instruction set we have today

1.13k views • 69 slides
Roadmap 1. Instruction Set Architectures (ISA) What is CISC? What is RISC? Why did RISC prevail

Roadmap 1. Instruction Set Architectures (ISA) What is CISC? What is RISC? Why did RISC prevail

Roadmap 1. Instruction Set Architectures (ISA) What is CISC? What is RISC? Why did RISC prevail in the instruction set wars? Describe a simple RISC ISA called DLX 2. Designing a simple DLX processor: Single Cycle Implementation Multiple

753 views • 11 slides
Roadmap 1. Instruction Set Architectures (ISA) What is CISC? What is RISC? Why did RISC prevail

Roadmap 1. Instruction Set Architectures (ISA) What is CISC? What is RISC? Why did RISC prevail

Roadmap 1. Instruction Set Architectures (ISA) What is CISC? What is RISC? Why did RISC prevail in the instruction set wars? Describe a simple RISC ISA called DLX 2. Designing a simple DLX processor: Single Cycle Implementation Multiple

1.01k views • 21 slides
DLX computer Electronic Computers M 1 RISC architectures RISC vs CISC (Reduced Instruction Set

DLX computer Electronic Computers M 1 RISC architectures RISC vs CISC (Reduced Instruction Set

DLX computer Electronic Computers M 1 RISC architectures RISC vs CISC (Reduced Instruction Set Computer vs Complex Instruction Set Computer In CISC architectures the 10% of the instructions are used in 90% of cases Waste of silicon

954 views • 48 slides
CISC / RISC Complex / Reduced Instruction Set Computers CISC / RISC p. 1/12 Instruction

CISC / RISC Complex / Reduced Instruction Set Computers CISC / RISC p. 1/12 Instruction

Systems Architecture CISC / RISC Complex / Reduced Instruction Set Computers CISC / RISC p. 1/12 Instruction Usage Instruction Group Average Usage 1 Data Movement 45.28% 2 Flow Control 28.73% 3 Arithmetic 10.75% 4 Compare

1.3k views • 12 slides
CISC vs. RISC x86 is the epitome of a Complex Instruction x86 or Set Computer Hundreds of

CISC vs. RISC x86 is the epitome of a Complex Instruction x86 or Set Computer Hundreds of

CISC vs. RISC x86 is the epitome of a Complex Instruction x86 or Set Computer Hundreds of instructions Oh No! Not Another Assembler F2XM1 Compute 2 x 1 Jonathan Misurda Computes the exponential value of 2 to the power of

417 views • 3 slides
SYSC3601 Microprocessor Systems Unit 13: RISC/CISC Comparison Topics/Reading 1. Review:

SYSC3601 Microprocessor Systems Unit 13: RISC/CISC Comparison Topics/Reading 1. Review:

SYSC3601 Microprocessor Systems Unit 13: RISC/CISC Comparison Topics/Reading 1. Review: 8086 Instruction Format and addressing modes. 68000 Instruction Format and addressing modes. 2. RISC vs. CISC comparison Motivation for

524 views • 24 slides
Y86 encoding / SEQ part 1 1 last time instruction set (interface) v microarchitecture

Y86 encoding / SEQ part 1 1 last time instruction set (interface) v microarchitecture

Y86 encoding / SEQ part 1 1 last time instruction set (interface) v microarchitecture (implementation) RISC (simpler HW) v CISC (more fmexible ASM) Y86-64 ISA started Y86 encoding 3 Y86-64 instruction formats 9 0 rA rB OP q rA, rB 6 fn rA

1.2k views • 88 slides
RISC Processors Chapter 14 S. Dandamudi Outline Introduction Itanium processor

RISC Processors Chapter 14 S. Dandamudi Outline Introduction Itanium processor

RISC Processors Chapter 14 S. Dandamudi Outline Introduction Itanium processor Architecture Evolution of CISC Addressing modes processors Instruction set RISC design principles Instruction-level parallelism

1.35k views • 70 slides
Preview What RISC ISAs look like today the original model the new instructions

Preview What RISC ISAs look like today the original model the new instructions

Preview What RISC ISAs look like today the original model the new instructions what they do why theyre used 64b architectures issues with backwards compatibility to old word sizes RISC vs. CISC Spring 2005

458 views • 21 slides
Preview What RISC ISAs look like today the original model the new instructions

Preview What RISC ISAs look like today the original model the new instructions

Preview What RISC ISAs look like today the original model the new instructions what they do why they re used 64b architectures issues with backwards compatibility to old word sizes RISC vs. CISC Winter 2006

651 views • 22 slides
CS2422 Assembly Language & System Programming November 28, 2006 Todays Topic CISC

CS2422 Assembly Language & System Programming November 28, 2006 Todays Topic CISC

CS2422 Assembly Language & System Programming November 28, 2006 Todays Topic CISC & RISC Machines Chapters 1.4 & 1.5 of Leland Becks System Software book. Traditional (CISC) Machines Complex Instruction

410 views • 13 slides
Instruction Set Architectures Part I: From C to MIPS Readings: 2.1- 2.14 1 Goals for this

Instruction Set Architectures Part I: From C to MIPS Readings: 2.1- 2.14 1 Goals for this

Instruction Set Architectures Part I: From C to MIPS Readings: 2.1- 2.14 1 Goals for this Class Understand how CPUs run programs How do we express the computation the CPU? How does the CPU execute it? How does the CPU

863 views • 75 slides
Instruction Set Architectures Part I: From C to MIPS Readings: 2.1- 2.14 1 Goals for this

Instruction Set Architectures Part I: From C to MIPS Readings: 2.1- 2.14 1 Goals for this

Instruction Set Architectures Part I: From C to MIPS Readings: 2.1- 2.14 1 Goals for this Class Understand how CPUs run programs How do we express the computation the CPU? How does the CPU execute it? How does the CPU

349 views • 19 slides
Instruction Set Architectures Part I: From C to MIPS Readings: 2.1- 2.14 1 Goals for this

Instruction Set Architectures Part I: From C to MIPS Readings: 2.1- 2.14 1 Goals for this

Instruction Set Architectures Part I: From C to MIPS Readings: 2.1- 2.14 1 Goals for this Class Understand how CPUs run programs How do we express the computation the CPU? How does the CPU execute it? How does the CPU

1.02k views • 83 slides
ARM Advanced RISC Machines The ARM Instruction Set The ARM Instruction Set - ARM University

ARM Advanced RISC Machines The ARM Instruction Set The ARM Instruction Set - ARM University

ARM Advanced RISC Machines The ARM Instruction Set The ARM Instruction Set - ARM University Program - V1.0 1 Processor Modes * The ARM has six operating modes: User (unprivileged mode under which most tasks run) FIQ (entered when a high

1.02k views • 75 slides
http://fpanalysistools.org/ 1 This work was performed under the auspices of the U.S. Department

http://fpanalysistools.org/ 1 This work was performed under the auspices of the U.S. Department

http://fpanalysistools.org/ 1 This work was performed under the auspices of the U.S. Department of Energy by Lawrence Livermore National Laboratory under Contract DE-AC52-07NA27344 (LLNL-PRES-780623). Topics in this full-day tutorial

219 views • 18 slides
Operating System An Introduction Virendra Singh Associate Professor Computer Architecture and

Operating System An Introduction Virendra Singh Associate Professor Computer Architecture and

Operating System An Introduction Virendra Singh Associate Professor Computer Architecture and Dependable Systems Lab Department of Electrical Engineering Indian Institute of Technology Bombay http://www.ee.iitb.ac.in/~viren/ E-mail:

288 views • 10 slides
CSE 3320 Operating Systems Introduction Jia Rao Department of Computer Science and Engineering

CSE 3320 Operating Systems Introduction Jia Rao Department of Computer Science and Engineering

CSE 3320 Operating Systems Introduction Jia Rao Department of Computer Science and Engineering http://ranger.uta.edu/~jrao UT Arlington CSE 3320 Ref. MOS4E, OS@Austin, Columbia, UWisc Outline Why study Operating Systems ? What to

342 views • 18 slides
Lexpresso: a Controlled Natural Language Adam Saulwick Defence Science and Technology

Lexpresso: a Controlled Natural Language Adam Saulwick Defence Science and Technology

Lexpresso: a Controlled Natural Language Adam Saulwick Defence Science and Technology Organisation Fourth Workshop on Controlled Natural Language (CNL 2014) Galway 2022 August 2014 Outline Use case Input / Output & Interaction System

370 views • 23 slides
RAW FP John Hughes Mary Sheeran 9,000,000 100,000 50% QuickSort Feldspar Functional

RAW FP John Hughes Mary Sheeran 9,000,000 100,000 50% QuickSort Feldspar Functional

RAW FP John Hughes Mary Sheeran 9,000,000 100,000 50% QuickSort Feldspar Functional look-and-feel, targetting C for DSP processors Much more concise, and excellent performance (in some examples, early days) Feldspar lets me

515 views • 17 slides
Multiple Issue Previous techniques - Try to achieve an

Multiple Issue Previous techniques - Try to achieve an

Multiple Issue Previous techniques - Try to achieve an ideal CPI of 1 by overcoming data and control hazards Mul$ple issue - Issue

546 views • 11 slides
1 Introduction Co-Occurrences Frequent Item Tree Association rule mining FP Growth Ying

1 Introduction Co-Occurrences Frequent Item Tree Association rule mining FP Growth Ying

1 Introduction Co-Occurrences Frequent Item Tree Association rule mining FP Growth Ying Xu COFI tree mining yx2@cs.ualberta.ca (COFI-tree Mining: A New Approach to Pattern Growth with Reduced Candidacy Generation Hajj,

393 views • 6 slides
We Well llcom come to TA TACO CO! GCIG/KGOG1027/TGCS2012: Randomized Phase III Clinical

We Well llcom come to TA TACO CO! GCIG/KGOG1027/TGCS2012: Randomized Phase III Clinical

Gynecologic Cancer InterGroup Cervix Cancer Research Network We Well llcom come to TA TACO CO! GCIG/KGOG1027/TGCS2012: Randomized Phase III Clinical Trial Comparing Weekly vs Tri-weekly Cisplatin Based Concurrent Chemoradiation in Locally

645 views • 19 slides

More recommend