H.E.S.S. II Camera Status Overview Mechanics Electronics - - PowerPoint PPT Presentation

▶
h e s s ii camera status
SMART_READER_LITE
LIVE PREVIEW

H.E.S.S. II Camera Status Overview Mechanics Electronics - - PowerPoint PPT Presentation

Jun 11, 2023 1.29k likes •1.55k views

H.E.S.S. II Camera Status Overview Mechanics Electronics Conclusions 1 P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007 Overview Camera Mechanics Structure (LLR) Cones (APC) Auto-Focus (LAPP)

slide-1
SLIDE 1
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

1

H.E.S.S. II Camera Status

  • Overview

– Mechanics – Electronics

  • Conclusions
slide-2
SLIDE 2
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

2

Overview

– Camera Mechanics – Structure (LLR) – Cones (APC) – Auto-Focus (LAPP) – Loading/Unloading (LAPP) – Shelter (LUTH) – Photo detectors (LPNHE, CESR, LAPP) – Camera Electronics & DAQ – Front End (LPNHE) – L1 Trigger (LPNHE) – L2 Trigger (CEA) – DAQ (LPNHE) – Security (LAPP) – ASICs Test (LPNHE, LPTA) – Calibration (LPNHE, LPTA) Shelter 18m 36m Camera

slide-3
SLIDE 3
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

3

Camera Mechanics

Back door Cones plate Lid Lateral door Lid Calibration system

slide-4
SLIDE 4
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

4

Camera Mechanics

160

Pneumatic locking device 2710 mm 3540 mm 2310 mm Auto-focus (Winglets)

2 identical structures:

  • The Camera
  • The Dummy Camera
slide-5
SLIDE 5
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

5

The Auto-Focus System

Self blocking air clamp (2.5 tons) Range: 200mm Camera winglet The linear guides are screwed on the mobile green piece which is linked to the camera through the pneumatic clamping device linear actuator Rails The bottom yellow part is screwed on the telescope

Range of auto-focus: 0 / +200 mm for adjusting the focal Length with the elevation (Precision required 10mm, achieved <1mm)

slide-6
SLIDE 6
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

6

The Loading/Unloading System

slide-7
SLIDE 7
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

7

The Loading/Unloading System & the Shelter

Shelter (18.2x12.2x5.75) Top View

Rails Dummy Camera Camera 4.5m 6m

The Forklift

slide-8
SLIDE 8
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

8

Mechanics Status

slide-9
SLIDE 9
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

9

Electronics inside the camera

Power supply Air flow Extract Power supply Air flow Extract

Terminal Server Ethernet Switch

Air flow Extract Power supply

Pneumatic Control Local Module Trigger Power Supply 32 drawers Power Supply 32 drawers Power Supply 32 drawers

AC Dispatcher

DAQ Crate cPCI 21 Slots 10U Power Supply Fans, etc.

128 Drawers (128x16 PMTs) Racks

Power Supply 32 drawers Safety Crate cPCI 21 Slots 10U Trigger Crate cPCI 21 Slots 10U

slide-10
SLIDE 10
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

10

CPU Master TS GPS FIFO SLC1 FIFO SLC2 FIFO DATA4 FIFO DATA3 FIFO DATA2 FIFO DATA1 CPU TIME STAMP IO FIFO DATA1 FIFO DATA2 FIFO DATA3 FIFO DATA4 CPU TRIGL2_1 TRIGL2_2 TRIGL2_3 TRIGL2_4 TIME STAMP FANOUT1 FANOUT2 TRIGL1_1 TRIGL1_2 TRIGL1_3 TRIGL1_4 TRIGL1_5 TRIGL1_6 TRIGL1_7 TRIGL1_8 TRIGL1_9 TRIG MNGT CPU TEMP POS LED LIGHT MON IO FANOUTL2_1 FANOUTL2_2

Power Supply 32 Drawers Power Supply 32 Drawers Power Supply 32 Drawers Power Supply 32 Drawers

General Camera Schematics

  • 128 Master Drawers
  • 16 // Data Buses
  • 8 Serial Slow Control Buses

cPCI Data Crate cPCI Trigger Crate cPCI Safety Crate

slide-11
SLIDE 11
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

11

Drawer Architecture

16-Bit Data from Prev Drawer Serial Slc from Prev Drawer 16-Bit Data to Next Drawer Serial Slc to Next Drawer JTAG FPGA Programming Power

REAR Board 1K Fifo 1K Fifo SAM

12-bit ADC

X25 X1

1K Fifo 1K Fifo SAM

X25 X1

12-bit ADC 12-bit ADC 12-bit ADC

FPGA Pre-Trigger

1K Fifo 1K Fifo SAM

12-bit ADC

X25 X1

1K Fifo 1K Fifo SAM

X25 X1

12-bit ADC 12-bit ADC 12-bit ADC

FPGA Pre-Trigger FPGA

Slc Logic Analogue Board #1 Analogue Board #2 Slow Control Board Drawer Address

PM #1 PM #8 PM #16 PM #9

slide-12
SLIDE 12
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

12

Drawer Performances

  • Test of the prototype Drawer with a PMT G=2.105 SAM sampling Clk=1GHz

Charge Distribution

  • 10600.0
  • 10500.0

Charge

  • 10600.0
  • 10500.0

0.0 10000.0 0.0 10000.0

RMS = 68.5858 MEAN = -10573.2601

Reading window Nf=16 50 ADC counts

Charge Distribution

  • 8600.0
  • 8500.0

Charge

  • 8600.0
  • 8500.0

0.0 10000.0 0.0 10000.0

RMS = 66.7848 MEAN = -8573.0025

Reading window Nf=13 #1 #2

slide-13
SLIDE 13
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

13

The PMTs

The H.E.S.S. I version (XP2960) Coaxial cable for the signal Dynode Chain with current protection The H.E.S.S. II version will be a little shorter (flying wires)

Montage optique Bras XY LED Roues a filtres Webcam Tiroirs

PMTs holding structure blue LED & focusing optics CCD camera pulsed blue LED white source filter wheels X-Y automated arm

slide-14
SLIDE 14
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

14

L1 Trigger principle

16 pixels Vertical overlap

32 pixels horizontal

  • verlap

The 2048 pixels are divided into 99 sectors

So we program:

  • #pe/pixel (Analogue Boards)
  • #pixels in sectors

Temporal and Sectoral Very fast logic timing Sliding Windows …and expect a minimum energy deposit

slide-15
SLIDE 15
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

15

L1 Trigger principle

Analogue Sum 28mV/pe PMTs 1 8 Analogue Sum 28mV/pe PMTs 1 8

256 Analogue Boards

Sub-nanosecond comparators

2ns resolution #Pe/Pixel

11 sectors per board (11 X 9 boards=99 sectors)

Analogue Adder

#1 #2 #3 #11

FIFO

FPGA cPCI L1A, L2A, L2R Local Trigger #i

OR

  • 42mV/pixel

cPCI

ASIC Delay FPGA DAC (8-bits)

Interface to Trig Mngt

11 sectors per board (11 X 9 boards=99 sectors)

Analogue Adder

#1 #2 #3 #11

FIFO

FPGA cPCI L1A, L2A, L2R Local Trigger #i

OR

  • 42mV/pixel

cPCI

ASIC Delay FPGA DAC (8-bits)

Interface to Trig Mngt

#Pixel

cPCI Boards in DAQ crate Analogue Drawer Boards Same technique as H.E.S.S. I

slide-16
SLIDE 16
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

16

L2 Trigger Processor

  • Mean Input Rate < 5KHz (200µs)
  • 4 Pre-L2 Asic multiplexed over each of 64 LVDS (serial data)
  • Possibility of Different Algorithms

L2 Trigger Algorithms

2bits/pixel

256 Analogue Boards in drawers

64-LVDS Pairs

Trigger Mngt

L2A/R

L1 Logic Fanout

cPCI Programming 256L1A, 256 L2AR

DAQ Crate

slide-17
SLIDE 17
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

17

L2 Trigger Algorithms

Input to L2:

  • 1 binary image above the L1 threshold
  • 1 binary image above the L2 threshold

Simple Algorithms

  • L1 image clustering (NSB)
  • Comparison of clusters in the

2 binary images (muons)

  • Hillas: L/S (muons)

scaled width (hadrons) α α α α plot (for point sources) A rejection factor of ~2 is possible

Complex Algorithms

Neural Networks

Complex

Prefiltering ROIs Extraction Geometrical parameters Physics Analysis Pattern Recognition (circle muons) Supervised Classification Decision on muons Store/Reject Decision on “gamma” Store/Reject Reject Reject

Simple

slide-18
SLIDE 18
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

18

Time stamp

  • cPCI
  • Data Clock (typ. 33 MHz)

Bunch Counter Reset Serial Data

  • Acquire

cPCI

(LVDS)

  • L1

L2 Accept/Reject

  • Address

Data:

  • Evt Number
  • Bunch Number
  • Farm Node ID

Farm Node ID, etc…

  • Used to synchronize the Trigger and DAQ events
slide-19
SLIDE 19
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

19

Camera Security

User Interface

LEDs Control

Light monit. IO

cPCI Bus

MUX

T°1

T° Scanner (x32)

Zone 1 Zone 8

30 V

Fan control (separated PCB)

Open/close camera doors PM Power supply … Monitoring of the current luminosity

U/I U/I

Positioning LEDs

cPCI Interface

EP1C4F324C6

T°32

A D C A D C A D C

T° Readout & Fan Control

DAC1 to 8 DAC1 to 17 PIN-diode

Distributed in the Camera

slide-20
SLIDE 20
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

20

Quality Procedures

From the PMT to the DAQ boards:

  • To each relevant element a Database Form (MySQL) is filled out during:

. the test phase . The maintenance phase

  • Direct Access by code bar

(on PMTs, Asics, boards, drawers, etc…)

  • Full documentation on CPS (Collaborative Portal Server)
slide-21
SLIDE 21
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

21

The PMTs Story

  • October 2006: (incomplete) answer to the tender by Photonis
  • Proposed price: 238 € /PM
  • (tube 175 € +base 58€ + rings 4€)
  • Negotiations led to -3 € on the HV base (April 12, 2007)
  • Total price: 585000€
  • Ordering done end of May 2007
  • 2500 PMTs should be received between Oct 07 and May 08
slide-22
SLIDE 22
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

22

H.E.S.S. II Electronics Status (continue)

slide-23
SLIDE 23
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

23

General Planning (HESS II)

Nº Nom de la tâche 1

H.E.S.S. II - France

2

Camera Electronics

22

General Camera Test & Cabling

23 24

Camera Mechanics

40 41

Telescope/Auto Focus Mechanics

61 62

Telescope

T1 T2 T3 T4 T1 T2 T3 T4 T1 T2 T3 T4 T1 T2 T3 T4 T1 T2 T3 T4 T1 T2 T3 T4 T1 T2 T3 T4 T1 2003 2004 2005 2006 2007 2008 2009 2010

slide-24
SLIDE 24
  • P. Nayman H.E.S.S. II Biennale LPNHE Septembre 2007

24

Risks Assessment & Conclusions

  • Interfaces (Mechanical, Trigger, DAQ/Software) possible risk of

delay

  • Planning (last tests for non-prototypal e.g. loading/unloading part,

pneumatics, etc…) possible risk of delay

  • Transport (Boat + trucks)

– Not a probable risk but a catastrophic loss!

  • HESS-II will be ready to run in June 2009