Final Gigabit Kit s Workshop J une 18, 19 2002 J onat han Turner - - PowerPoint PPT Presentation

Final Gigabit Kit s Workshop

J une 18, 19 2002

J onat han Turner

j st @cs.wust l.edu Washingt on Universit y, Applied Research Lab ht t p:/ / www.arl.wust l.edu/ arl

2 - Jonathan Turner - 1/20/2002

Agenda

Tuesday, J une 18 8:30 Gigabit Kit s Program Updat e and Ret rospect ive -- J on Turner, WashU 9:00 TBA -- Ellen Zegura, Georgia Tech 9:30 Light weight Flow Set up f or Wirespeed Flow Reservat ion -- J on Turner, Washingt on Universit y 10:00 Break 10:30 Design and I mplement at ion of a High-Perf ormance Fairness Algorit hm f or Resilient Packet Rings-- Ed Knight ley, Rice Universit y 11:00 Using WUGS Kit s t o I mprove Qualit y of Service -- Min Song, Old Dominion Univ. 11:30 Mult imedia Transport over High Speed I nt ernet -- Carlos H. Oliveira, UC- I rvine 12:00 Lunch 1:30 Fut ure Research Direct ions at Oakland Universit y -- Ron Srodawa, Oakland Unversit y 2:00 Programmable NI Cs: Are t hey here t o st ay?-- Vij ay Velusamy, Mississippi St at e 2:30 Weight ed Fair Queueing Algorit hm in t he MSR Archit ect ure -- Sachin Shet t y, Univ. of Toledo 3:00 Break

3 - Jonathan Turner - 1/20/2002

Agenda

Tueesday, J une 18 3:30 Panel -- Towards a Bet t er I nf rast ruct ure f or Net working and Dist ribut ed Syst ems Research -- Bobby Bhat t acharj ee, Ed Knight ley, Ron Srodawa, J on Turner, Ellen Zegura 5:00 Drinks and snacks in pub 6:30 Dinner Wednesday, J une 19 8:30 Smart Port Card, Version 2 -- Dave Richard, Washingt on Universit y 9:30 FPX Archit ect ure f or a Dynamically Ext ensible Rout er -- J on Turner, Washingt on Universit y 10:30 Break 11:00 Gigabit Et hernet Line Card -- Fred Kuhns and Dave Richard, Washingt on Universit y 12:00 Lunch 1:00 FPX Tut orial - Sever 201 Go out t he exit on t hird f loor and t urn lef t (east ). Walk st raight ahead, past library (const ruct ion on right ). Sever Hall is building direct ly on pat h under arch - t urn right .

4 - Jonathan Turner - 1/20/2002

Ret rospect ive

! Concept ion

» 1995 - I nf ormal conversat ions wit h Darleen Fisher of NSF. » May 1996 - call f rom Darleen leading t o organizat ion of workshop in J uly f ollowed direct ly by proposal submission

! Birt h

» J uly 1998 - gigabit kit s course » f all 1998 - WUGS-20s shipped

! Growing up

» J uly 1999 - f irst kit s workshop » f all 1999 - API Cs shipped

! Beyond ATM

» J an 2000 - f irst SP C prot ot ypes done, but I nt el modules f lakey » J an 2001 - SP Cs complet ed and shipped wit h new I nt el modules » J an 2001 - f irst FPXs complet ed » J an 2002 - product ion FP Xs complet ed

5 - Jonathan Turner - 1/20/2002

First WUGS20 Prot ot ype

6 - Jonathan Turner - 1/20/2002

Kit s Course - J uly 98

7 - Jonathan Turner - 1/20/2002

Kit s Course At t endees

8 - Jonathan Turner - 1/20/2002

Final Workshop

9 - Jonathan Turner - 1/20/2002

Smart Port Card 2 St at us

! New car d suppor t s f ast er proc.

»500 and 700 MHz Pent ium »st andard mult i-vendor f orm f act or »100 MHz EDO memory

n vs. 67 MHz f or SP

C1

»32 bit PCI at 33 MHz »f lash disk »st andard BI OS »dual RS-232 port s f or debugging

! FPGA support s 32 bit

dat a pat h f or higher bandwidt h.

! Boards being t est ed.

»ship by end of summer

APIC

Pentium Flash Disk 128 MB Cache

North Bridge

PCI

FPGA

10 - Jonathan Turner - 1/20/2002

Gigabit Et hernet

! GBI C socket accept s

eit her f iber of t wist ed pair modules.

! SUNI implement s

MAC prot ocol.

! FPGA convert s

ATM ⇔ Et hernet .

» ARP resolut ion » up t o 3 rout ers on LAN segment

! St at us

» boards built and checked out » sof t ware emulat ion of ARP f unct ionalit y complet ed » FPGA not yet complet e » expect t o deliver t his f all

GBIC Framer FPGA

switch fiber

• r twp

11 - Jonathan Turner - 1/20/2002

Gigabit Rout er Sof t ware/ Hardware

! SPC-only conf igurat ion.

» I P lookup, f low f ilt ers (exact mat ch), general f ilt ers » f lexible packet scheduling f ramework - QSDRR » dist ribut ed queueing » dynamic plugin downloading » perf ormance monit oring sof t ware - probes+GUI » coming at t ract ions - more general plugin environment , LFS, weight ed queueing, resource usage monit oring

! SPC+FPX version

» f inalized FPX hardware archit ect ure (draf t on-line) » support I P packet processing at gigabit rat es

n I P addr ess lookup, f low f ilt ers (exact mat ch), 32 general f ilt ers n packet scheduling f or SPC-r esident plugins n dist ribut ed queueing in hardware n rat e cont rolled per-f low queues f or reserved f lows n light weight f low set up support

» f irst working version by f all (simplif ied queueing, no LFS) » cont inue enhancement s t hrough middle of 2003

12 - Jonathan Turner - 1/20/2002

Recent Demonst rat ions

! Wave Video Reprise.

»smart congest ion cont rol »discard high f requency inf o during congest ion »new plugin + QSDRR queueing

video input video output cross traffic input cross traffic

• utput

total traffic input total traffic

• utput

video input video output cross traffic input cross traffic

• utput

total traffic input total traffic

• utput

! Dist ribut ed Queueing.

»regulat e t raf f ic f lows t hrough swit ch t o prevent congest ion »st ress t est t o probe limit s »real-t ime display of queues & rat es

backlog at output 0 backlog at input 0 to output 0 min rates at input 0 actual rates at input 0 backlog at input 0 to output 1 backlog at output 0 backlog at input 0 to output 0 min rates at input 0 actual rates at input 0 backlog at input 0 to output 1

! Fast I P Lookup wit h Updat es.

»hardware lookup in FPX »measure impact of updat es on perf ormance

13 - Jonathan Turner - 1/20/2002

Taking St ock

! Program did succeed in get t ing open research plat f orms t o

large number of groups.

! However, impact has been limit ed. ! Many pot ent ial users lost int erest .

» ATM orient at ion » delays in complet ing hardware

! Many users f ound it dif f icult t o use syst ems ef f ect ively.

» st eep lear ning curve t o inst all, maint ain and use syst ems » keeping up wit h ongoing sof t ware changes » requires a lot of work t o perf orm meaningf ul experiment s

! Did not creat e open-source working relat ionships.

14 - Jonathan Turner - 1/20/2002

Where t o From Here?

! Original argument f or kit s - syst ems researchers need

realist ic open experiment al plat f orm.

» wit h growing complexit y of net working, t his remains t rue » harder f or individual groups t o do it all

! What t ype of experiment al inf rast ruct ure do researchers

need t o pursue import ant problems?

! How can experiment al syst ems be made easier t o use?

» easier conf igurat ion » support f or compelling demonst rat ions

! How can we collaborat e bet t er in const ruct ion of syst ems?

» how t o make open source rout ers compelling t o pot ent ial cont ribut ors » how t o set up a syst em t hat allows developer s t o creat e and t est enhancement s » how t o syst emat ically merge cont ribut ed code int o st andard release

15 - Jonathan Turner - 1/20/2002

Ut ah Emulab

! Remot e net work lab. ! Over 150 rack-mount P

Cs emulat e host s & rout ers.

! 100 Mb/ s swit ches f or

virt ual t opologies.

! Load any OS and app. code

• n P

Cs.

! Allows remot e users t o run

large experiment s.

! Limit ed by P

C rout ers.

» perf ormance » does not ref lect int ernals

• f “real” rout ers

16 - Jonathan Turner - 1/20/2002

Gigabit Emulab Concept

! Eight gigabit rout ers wit h

FPXs & SPCs.

! 64 PCs serve as host s.

» half on shared subnet s

! 160 Gb/ s ATM swit ch.

» link rout ers in virt ual t opologies » t raf f ic generat ion » programmable delay

! Tools f or conf igurat ion

and collect ing result s.

» web f orms and/ or GUI » monit oring t raf f ic » dat a capt ure and playback

! Build open-source

development cult ure

Gigabit Ethernet Switch

4 4

GigE

4 4

GigE

4 4

GigE GigE GigE GigE

4 4 4 4 4 4 4 4 4

GigE GigE

4

160 Gb/s ATM Switch

video input video output cross traffic input cross traffic

• utput

total traffic input total traffic

• utput

video input video output cross traffic input cross traffic

• utput

total traffic input total traffic

• utput