computer aided design for microfluidic g chips based on
play

Computer-Aided Design for Microfluidic g Chips Based on Multilayer - PowerPoint PPT Presentation

Computer-Aided Design for Microfluidic g Chips Based on Multilayer Soft Lithography Nada Amin 1 , William Thies 2 , Saman Amarasinghe 1 1 Massachusetts Institute of Technology gy 2 Microsoft Research India International Conference on Computer


  1. Computer-Aided Design for Microfluidic g Chips Based on Multilayer Soft Lithography Nada Amin 1 , William Thies 2 , Saman Amarasinghe 1 1 Massachusetts Institute of Technology gy 2 Microsoft Research India International Conference on Computer Design C f C October 5, 2009

  2. Microfluidic Chips • Idea: a whole biology lab on a single chip – Input/output Input/output – Sensors : pH, glucose, temperature, etc. – Actuators : mixing, PCR, electrophoresis, cell lysis, etc. • Benefits: B fit – Small sample volumes – High throughput High throughput – Low-cost 10x real-time 1 mm • Applications: • Applications: – Biochemistry - Cell biology – Biological computing Biological computing

  3. Moore’s Law of Microfluidics: V l Valve Density Doubles Every 4 Months D it D bl E 4 M th Source: Source: Fluidigm Corporation (http://www.fluidigm.com/images/mlaw_lg.jpg)

  4. Moore’s Law of Microfluidics: V l Valve Density Doubles Every 4 Months D it D bl E 4 M th Source: Source: Fluidigm Corporation (http://www.fluidigm.com/didIFC.htm)

  5. Current Practice: Manage Gate-Level D t il Details from Design to Operation f D i t O ti • For every change in the experiment or the chip design: • For every change in the experiment or the chip design: fabricate chip 1. Manually draw in AutoCAD 2. Operate each gate from LabView

  6. Abstraction Layers for Microfluidics Silicon Analog Protocol Description Language p g g C C - architecture-independent protocol description Fluidic Instruction Set Architecture (ISA) x86 - primitives for I/O, storage, transport, mixing P Pentium III, ti III Pentium IV chip 1 hi 1 chip 2 hi 2 chip 3 hi 3 transistors transistors, Fluidic Hardware Primitives Fluidic Hardware Primitives - valves, multiplexers, mixers, latches registers, …

  7. Abstraction Layers for Microfluidics Contributions Protocol Description Language p g g BioStream Language BioStream Language - architecture-independent protocol description [IWBDA 2009] Optimized Compilation Fluidic Instruction Set Architecture (ISA) [Natural Computing 2007] - primitives for I/O, storage, transport, mixing Demonstrate Portability [DNA 2006] Micado AutoCAD Plugin [MIT 2008, ICCD 2009] [MIT 2008, ICCD 2009] chip 1 hi 1 chip 2 hi 2 chip 3 hi 3 Digital Sample Control Fluidic Hardware Primitives Fluidic Hardware Primitives Using Soft Lithography - valves, multiplexers, mixers, latches [Lab on a Chip ‘06]

  8. Droplets vs. Continuous Flow • Digital manipulation of droplets on an electrode array on an electrode array [Chakrabarty, Fair, Gascoyne, Kim, …] • Pro: – Reconfigurable routing – Electrical control – More traction in CAD community M i i CAD i Source: Chakrabarty et al, Duke University • Continuous flow of fluids (or • Continuous flow of fluids (or droplets) through fixed channels [Whitesides, Quake, Thorsen, …] • Pro: – Smaller sample sizes p – Made-to-order availability [Stanford] – More traction in biology community

  9. Primitive 1: A Valve (Quake et al.) Control Control Layer Layer pressurized control port Flow Flow Layer Layer

  10. Primitive 2: A Multiplexer (Thorsen et al.) flow layer Bit 2 Bit 2 Bit 1 it 1 Bit 0 it 0 control layer control layer 0 1 0 1 0 1 0 1 0 1 0 1 Output 7 Output 7 Output 6 Output Output 6 Output Output 5 Output 5 Input Input Out Output 4 p ut 4 Output 3 Output 3 Output 2 Output 2 Output 1 Output 1 Output 0 Output 0 Example: select 3 = 011

  11. Primitive 2: A Multiplexer (Thorsen et al.) flow layer Bit 2 Bit 2 Bit 1 it 1 Bit 0 it 0 control layer control layer 0 1 0 1 0 1 0 1 0 1 0 1 Output 7 Output 7 Output 6 Output Output 6 Output Output 5 Output 5 Input Input Out Output 4 p ut 4 Output 3 Output 3 Output 2 Output 2 Output 1 Output 1 Output 0 Output 0 Example: select 3 = 011

  12. Primitive 3: A Mixer (Quake et al.) 1 Load sample on bottom 1. Load sample on bottom 2. Load sample on top 3. Peristaltic pumping Rotary Mixing

  13. CAD Tools for Microfluidic Chips • Goal: automate placement, routing, control of microfluidic features microfluidic features • Why is this different than electronic CAD? 1. Control ports (I/O pins) are bottleneck to scalability – Pressurized control signals cannot yet be generated on-chip – Thus, each logical set of valves requires its own I/O port 2. Control signals correlated due to continuous flows g pipelined flow pipelined flow continuous flow continuous flow � Demand & opportunity for minimizing control logic

  14. Our Paper: A t Automatic Generation of Control Layer ti G ti f C t l L

  15. Our Paper: A t Automatic Generation of Control Layer ti G ti f C t l L 1. Describe Fluidic ISA

  16. Our Paper: A t Automatic Generation of Control Layer ti G ti f C t l L 1. Describe Fluidic ISA 2. Infer control valves

  17. Our Paper: A t Automatic Generation of Control Layer ti G ti f C t l L 1. Describe Fluidic ISA 2. Infer control valves 3 3. Infer control sharing I f t l h i

  18. Our Paper: A t Automatic Generation of Control Layer ti G ti f C t l L 1. Describe Fluidic ISA 2. Infer control valves 3 3. Infer control sharing I f t l h i 4. Route valves to control ports

  19. Our Paper: Automatic Generation of Control Layer A t ti G ti f C t l L 1. Describe Fluidic ISA 2. Infer control valves 3. Infer control sharing 3 I f t l h i 4. Route valves to control ports 5 5. Generate an interactive GUI G t i t ti GUI

  20. Our Paper: Automatic Generation of Control Layer A t ti G ti f C t l L 1. Describe Fluidic ISA 2. Infer control valves 3. Infer control sharing 3 I f t l h i 4. Route valves to control ports 5 5. Generate an interactive GUI G t i t ti GUI

  21. 1. Describe a Fluidic ISA • Hierarchical and composable flow declarations P P 1 P P 2 P 1 → P 2 Sequential flow F F 1 AND-flow F 1 Λ F 2 F 2 F 1 F 1 OR-flow F 1 \/ F 2 or or 1 2 F 2 F 2 Mixing mix(F) F Pumped flow pump(F) F

  22. 1. Describe a Fluidic ISA

  23. 1. Describe a Fluidic ISA mix-and-store ( S 1 , S 2 , D) { 1. in 1 � top � out 2 i 2. in 2 � bot � out � b t � t 3. mix (top � bot-left � bot-right � top) g p) 4. wash � bot-right � top � bot-left � store } 50x real-time

  24. 2. Infer Control Valves

  25. 2. Infer Control Valves

  26. 3. Infer Control Sharing

  27. 3. Infer Control Sharing

  28. 3. Infer Control Sharing Column Compatibility Problem - NP-hard NP hard - Reducible to graph coloring

  29. 3. Infer Control Sharing Column Compatibility Problem - NP-hard NP hard - Reducible to graph coloring

  30. 3. Infer Control Sharing Column Compatibility Problem - NP-hard NP hard - Reducible to graph coloring

  31. 3. Infer Control Sharing Column Compatibility Problem - NP-hard NP hard - Reducible to graph coloring

  32. 4. Route Valves to Control Ports • Build on recent algorithm for simultaneous pin assignment & routing [Xiang et al [Xiang et al., 2001] 2001] • Idea: min cost - max flow from valves to ports • Our contribution: extend algorithm to allow sharing • Our contribution: extend algorithm to allow sharing – Previous capacity constraint on each edge: f 1 + f 2 + f 3 + f 4 + f 5 + f 6 ≤ 1 f + f + f + f + f + f ≤ 1 – Modified capacity constraint on each edge: max (f 1 , f 4 ) + max (f 2 , f 3 ) + f 5 + f 6 ≤ 1 (f f ) (f f ) f f 1 � Solve with linear programming, allowing sharing where beneficial

  33. 4. Route Valves to Control Ports • Build on recent algorithm for simultaneous pin assignment & routing [Xiang et al [Xiang et al., 2001] 2001] • Idea: min cost - max flow from valves to ports • Our contribution: extend algorithm to allow sharing • Our contribution: extend algorithm to allow sharing – Previous capacity constraint on each edge: f 1 + f 2 + f 3 + f 4 + f 5 + f 6 ≤ 1 f + f + f + f + f + f ≤ 1 – Modified capacity constraint on each edge: max (f 1 , f 4 ) + max (f 2 , f 3 ) + f 5 + f 6 ≤ 1 (f f ) (f f ) f f 1 � Solve with linear programming, allowing sharing where beneficial

  34. Micado: An AutoCAD Plugin • Implements ISA, control inference, routing, GUI export – Using slightly older algorithms Using slightly older algorithms than presented here [Amin ‘08] – Parameterized design rules g – Incremental construction of chips • Realistic use by at least 3 • Realistic use by at least 3 microfluidic researchers • Freely available at: Freel a ailable at http://groups.csail.mit.edu/cag/micado/

  35. Embryonic Cell Culture Courtesy J.P. Urbanski

  36. Metabolite Detector Courtesy J.P. Urbanski

  37. Cell Culture with Waveform Generator Courtesy David Craig

  38. Open Problems • Automate the design of the flow layer – Hardware description language for microfluidics Hardware description language for microfluidics – Define parameterized and reusable modules • Replicate and pack a primitive as densely as possible R li t d k i iti d l ibl – How many cell cultures can you fit on a chip? • Support additional primitives and functionality – Metering volumes – Sieve valves – Alternate mixers – Separation primitives – …

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend


More recommend