vhdl m quina de estados fsm
play

VHDL Mquina de Estados (FSM) 1 MC602 2011 Tpicos IC-UNICAMP - PowerPoint PPT Presentation

Aug 20, 2022 •118 likes •374 views

MC 602 IC-UNICAMP IC/Unicamp 2011s2 Prof Mario Crtes VHDL Mquina de Estados (FSM) 1 MC602 2011 Tpicos IC-UNICAMP Mquinas de estados Moore Mealy Dois templates para implementao em VHDL 2 MC602 2011

  1. MC 602 IC-UNICAMP IC/Unicamp 2011s2 Prof Mario Côrtes VHDL Máquina de Estados (FSM) 1 MC602 – 2011

  2. Tópicos IC-UNICAMP • Máquinas de estados – Moore – Mealy • Dois templates para implementação em VHDL 2 MC602 – 2011

  3. Forma geral de um circuito síncrono IC-UNICAMP W Combinational Combinational Z Flip-flops circuit circuit Q Clock 3 MC602 – 2011

  4. Máquina de Moore IC-UNICAMP Reset w = 1 w ⁄ ⁄ ⁄ ⁄ ⁄ ⁄ ⁄ ⁄ = 0 A z = 0 B z = 0 w = 0 w w = 0 = 1 ⁄ ⁄ ⁄ ⁄ C z = 1 w = 1 Clockcycle: t t t t t t t t t t t 0 1 2 3 4 5 6 7 8 9 10 w : 0 1 0 1 1 0 1 1 1 0 1 z : 0 0 0 0 0 1 0 0 1 1 0 4 MC602 – 2011

  5. Diagrama de Estados IC-UNICAMP Rese t w = 1 w ⁄ ⁄⁄ ⁄ ⁄ ⁄⁄ ⁄ Next state = 0 A z 0 = B z 0 = Present Output w = 0 z state w = 0 w = 1 w w = 0 = 1 A A B 0 ⁄⁄ ⁄ ⁄ C z 1 = B A C 0 C A C 1 w = 1 5 MC602 – 2011

  6. Implementação IC-UNICAMP Y y 1 1 w Combinational Combinational z circuit circuit Y y 2 2 Clock 6 MC602 – 2011

  7. Atribuição de Estado IC-UNICAMP Next state Present Output w = 0 w = 1 state z y 2 y 1 Y 2 Y 1 Y 2 Y 1 A 00 00 01 0 B 01 00 10 0 C 10 00 10 1 dd dd d 11 7 MC602 – 2011

  8. y y Derivação das expressões lógicas IC-UNICAMP 2 1 Ignoring don't cares Using don't cares w 00 01 11 10 0 0 0 d 0 Y 1 wy 1 y 2 Y 1 wy 1 y 2 = = 1 1 0 d 0 y 2 y 1 w 00 01 11 10 0 0 0 d 0 Y 2 wy 1 y 2 wy 1 y 2 Y 2 wy 1 wy 2 = + = + 1 w y 1 y 2 0 1 d 1 ( ) = + y 1 y 2 0 1 0 0 0 z y 1 y 2 z y 2 = = 1 1 d 8 MC602 – 2011

  9. Circuito sequencial IC-UNICAMP Y y 2 2 z D Q Q Y y 1 1 w Q D Q Clock Resetn 9 MC602 – 2011

  10. Timing diagram IC-UNICAMP t t t t t t t t t t t 0 1 2 3 4 5 6 7 8 9 10 1 Clock 0 1 w 0 1 y 1 0 1 y 2 0 1 z 0 10 MC602 – 2011

  11. FSM de Moore IC-UNICAMP USE ieee.std_logic_1164.all; ENTITY simple IS PORT (Clock, Resetn, w : IN STD_LOGIC; z : OUT STD_LOGIC ); END simple; ARCHITECTURE Behavior OF simple IS TYPE State_type IS (A, B, C); -- Tipo Enumerado para -- definir os Estados SIGNAL y : State_type; BEGIN PROCESS ( Resetn, Clock ) BEGIN IF Resetn = '0' THEN -- A é o estado inicial y <= A; ELSIF (Clock'EVENT AND Clock = '1') THEN con’t ... 11 MC602 – 2011

  12. FSM de Moore IC-UNICAMP CASE y IS WHEN A => IF w = '0’ THEN y <= A; ELSE y <= B; END IF; WHEN B => IF w = '0’ THEN y <= A; ELSE y <= C; END IF; WHEN C => IF w = '0' THEN y <= A; ELSE y <= C; END IF; END CASE; END IF; END PROCESS; z <= '1' WHEN y = C ELSE '0'; END Behavior; 12 MC602 – 2011

  13. FSM de Moore - Simulação IC-UNICAMP 13 MC602 – 2011

  14. FSM de Moore - Simulação IC-UNICAMP 14 MC602 – 2011

  15. FSM de Moore Codificação Alternativa (2 processos) IC-UNICAMP USE ieee.std_logic_1164.all; ENTITY simple IS PORT (Clock, Resetn, w : IN STD_LOGIC; z : OUT STD_LOGIC ); END simple; ARCHITECTURE Behavior OF simple IS TYPE State_type IS (A, B, C); SIGNAL y_present, y_next : State_type; 15 MC602 – 2011

  16. FSM de Moore Codificação Alternativa (2 processos) IC-UNICAMP BEGIN PROCESS ( w, y_present ) BEGIN CASE y_present IS WHEN A => IF w = '0' THEN y_next <= A; ELSE y_next <= B; END IF; WHEN B => IF w = '0' THEN y_next <= A; ELSE y_next <= C; END IF; 16 MC602 – 2011

  17. FSM de Moore - Codificação Alternativa IC-UNICAMP WHEN C => IF w = '0' THEN y_next <= A; ELSE y_next <= C; END IF; END CASE; END PROCESS; PROCESS (Clock, Resetn) BEGIN IF Resetn = '0' THEN y_present <= A; ELSIF (Clock'EVENT AND Clock = '1') THEN y_present <= y_next; END IF; END PROCESS; z <= '1' WHEN y_present = C ELSE '0'; END Behavior; 17 MC602 – 2011

  18. FSM - Especificando a Atribuição de Estados IC-UNICAMP ARCHITECTURE Behavior OF simple IS TYPE State_TYPE IS (A, B, C); ATTRIBUTE ENUM_ENCODING : STRING; ATTRIBUTE ENUM_ENCODING OF State_type: TYPE IS "00 01 11"; SIGNAL y_present, y_next : State_type; BEGIN con’t ... • Obs: Atributo Enum_Encoding é específico da ferramenta Quartus. Esta solução pode não funcionar em outras ferramentas CAD 18 MC602 – 2011

  19. FSM - Especificando a Atribuição de Estados IC-UNICAMP LIBRARY ieee; USE ieee.std_logic_1164.all; ENTITY simple IS PORT ( Clock, Resetn, w : IN STD_LOGIC; z : OUT STD_LOGIC ); END simple; ARCHITECTURE Behavior OF simple IS SIGNAL y_present, y_next : STD_LOGIC_VECTOR(1 DOWNTO 0); CONSTANT A : STD_LOGIC_VECTOR(1 DOWNTO 0) := "00"; CONSTANT B : STD_LOGIC_VECTOR(1 DOWNTO 0) := "01"; CONSTANT C : STD_LOGIC_VECTOR(1 DOWNTO 0) := "11"; BEGIN PROCESS ( w, y_present ) BEGIN CASE y_present IS WHEN A => IF w = '0' THEN y_next <= A; ELSE y_next <= B; END IF; … con’t 19 MC602 – 2011

  20. FSM - Especificando a Atribuição de Estados IC-UNICAMP WHEN B => IF w = '0' THEN y_next <= A; ELSE y_next <= C; END IF; WHEN C => IF w = '0' THEN y_next <= A; ELSE y_next <= C; END IF; WHEN OTHERS => y_next <= A; END CASE; END PROCESS; PROCESS ( Clock, Resetn ) BEGIN IF Resetn = '0' THEN y_present <= A; ELSIF (Clock'EVENT AND Clock = '1') THEN y_present <= y_next; END IF; END PROCESS; z <= '1' WHEN y_present = C ELSE '0'; END Behavior; 20 MC602 – 2011

  21. Máquina de Mealy IC-UNICAMP Reset w z ⁄ ⁄ ⁄ ⁄ = 1 = 0 w z w z ⁄ ⁄ ⁄ ⁄ ⁄ ⁄ ⁄ ⁄ = 0 = 0 = 1 = 1 A B w z ⁄ ⁄ ⁄ ⁄ = 0 = 0 21 MC602 – 2011

  22. FSM de Mealy IC-UNICAMP LIBRARY ieee; USE ieee.std_logic_1164.all; ENTITY mealy IS PORT (Clock, Resetn, w : IN STD_LOGIC; z : OUT STD_LOGIC ); END mealy; … con’t 22 MC602 – 2011

  23. FSM de Mealy IC-UNICAMP ARCHITECTURE Behavior OF mealy IS TYPE State_type IS (A, B); SIGNAL y : State_type; BEGIN PROCESS ( Resetn, Clock ) BEGIN IF Resetn = '0' THEN y <= A; ELSIF (Clock'EVENT AND Clock = '1') THEN CASE y IS WHEN A => IF w = '0' THEN y <= A; ELSE y <= B; END IF; WHEN B => IF w = '0' THEN y <= A; ELSE y <= B; END IF; END CASE; END IF; END PROCESS; … con’t 23 MC602 – 2011

  24. FSM de Mealy IC-UNICAMP PROCESS ( y, w ) BEGIN CASE y IS WHEN A => z <= '0'; WHEN B => z <= w; END CASE; END PROCESS; END Behavior; 24 MC602 – 2011

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend

Hardware Design with VHDL VHDL Essentials I ECE 443 Fundamental Elements of VHDL A VHDL program

Hardware Design with VHDL VHDL Essentials I ECE 443 Fundamental Elements of VHDL A VHDL program

Hardware Design with VHDL VHDL Essentials I ECE 443 Fundamental Elements of VHDL A VHDL program consists of a collection of design units , each of which is defined using three components Library and Package Declaration library IEEE; use

199 views • 15 slides
Hardware Design with VHDL Synthesis of VHDL Code ECE 443 Synthesis of VHDL Code This slide set

Hardware Design with VHDL Synthesis of VHDL Code ECE 443 Synthesis of VHDL Code This slide set

Hardware Design with VHDL Synthesis of VHDL Code ECE 443 Synthesis of VHDL Code This slide set covers Fundamental limitation of EDA software Realization of VHDL operator Realization of VHDL data type VHDL synthesis flow

511 views • 34 slides
Hardware Design with VHDL VHDL Basics ECE 443 Skeleton of a Basic VHDL Program This slide set

Hardware Design with VHDL VHDL Basics ECE 443 Skeleton of a Basic VHDL Program This slide set

Hardware Design with VHDL VHDL Basics ECE 443 Skeleton of a Basic VHDL Program This slide set covers the components to a basic VHDL program, including lexical ele- ments, program format, data types and operators A VHDL program consists of a

502 views • 34 slides
Hardware Design with VHDL VHDL I ECE 443 VHDL Introduction A language for describing the

Hardware Design with VHDL VHDL I ECE 443 VHDL Introduction A language for describing the

Hardware Design with VHDL VHDL I ECE 443 VHDL Introduction A language for describing the structural, physical and behavioral characteristics of digital systems. VHDL is used to attain several goals: Synthesis of digital systems.

539 views • 11 slides
VHDL VHDL - Flaxer Eli Ch 1 - 1 Inroduction Course Objectives Affected Write functionally

VHDL VHDL - Flaxer Eli Ch 1 - 1 Inroduction Course Objectives Affected Write functionally

Chapter 1 Introduction to VHDL VHDL VHDL - Flaxer Eli Ch 1 - 1 Inroduction Course Objectives Affected Write functionally correct and well-documented VHDL code , intended for either simulation or synthesis, of any combinational or

245 views • 7 slides
VHDL VHDL - Flaxer Eli Ch 8 - 1 VHDL - Flaxer Eli Ch 8 - 2 Structural Modeling Structural

VHDL VHDL - Flaxer Eli Ch 8 - 1 VHDL - Flaxer Eli Ch 8 - 2 Structural Modeling Structural

Chapter 8 Outline Structural Modeling Basic Example Component Declaration Component Instantiation Resolving Signal Value Generate Statement VHDL VHDL - Flaxer Eli Ch 8 - 1 VHDL - Flaxer Eli Ch 8 - 2 Structural Modeling

266 views • 5 slides
VHDL Description Models VHDL VHDL can be looked at as a model of a digital system

VHDL Description Models VHDL VHDL can be looked at as a model of a digital system

VHDL Description Models VHDL VHDL can be looked at as a model of a digital system Powerful alternative to schematic based design A change (transition) on the input may lead to a new system state and consequently a change of the

763 views • 15 slides
Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors: ECE: Jim Plusquellic FMAC: Craig Kief and Steve Suddarth Text: FPGA Prototyping By VHDL Examples, Xilinx Spartan-3 Version, Pong P. Chu, ISBN:

124 views • 8 slides
VHDL VHDL - Flaxer Eli Ch 2 - 1 Programmable Logic Review (last chapter) VHDL and

VHDL VHDL - Flaxer Eli Ch 2 - 1 Programmable Logic Review (last chapter) VHDL and

Chapter 2 Programmable Logic VHDL VHDL - Flaxer Eli Ch 2 - 1 Programmable Logic Review (last chapter) VHDL and programmable logic = best current solution for rapid design, implementation, testing, and documenting of complex digital

463 views • 11 slides
EITF35: Introduction to Structured VLSI Design Part 2.1.2: VHDL-2 Liang Liu

EITF35: Introduction to Structured VLSI Design Part 2.1.2: VHDL-2 Liang Liu

EITF35: Introduction to Structured VLSI Design Part 2.1.2: VHDL-2 Liang Liu liang.liu@eit.lth.se 1 Lund University / EITF35/ Liang Liu Outline VHDL Objects VHDL Data Types Operators in VHDL Optimizing VHDL Code Operator

907 views • 37 slides
Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor: Prof. Jim Plusquellic Text: RTL Harware Design Using VHDL: Coding for Efficiency, Portability, and Scalabil- ity, Pong P. Chu, ISBN-13:

482 views • 10 slides
Delegates ESTADOS UNIDOS 40 2 BRASIL 26 3 5 URUGUAY 29 2

Delegates ESTADOS UNIDOS 40 2 BRASIL 26 3 5 URUGUAY 29 2

Pas Delegados Gobierno Estudiantes ARGENTINA 150 50 1 Delegates ESTADOS UNIDOS 40 2 BRASIL 26 3 5 URUGUAY 29 2 CHILE 17 4 PARAGUAY 10 6 MXICO 9 1 PER

131 views • 11 slides
CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&amp;T Overview VHDL is a

CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&amp;T Overview VHDL is a

CENG 342 Digital Systems Introduction to VHDL Larry Pyeatt SDSM&amp;T Overview VHDL is a popular language for describing digital hardware and widely used by industry worldwide VHDL is an acronym for VHSIC (Very High Speed Integrated

441 views • 10 slides
UMBC A N R Y L D A B M A L F T U M B C I O M 1 (March 29, 1998 4:05 pm) Y O

UMBC A N R Y L D A B M A L F T U M B C I O M 1 (March 29, 1998 4:05 pm) Y O

Principles of VLSI Design VHDL CMSC 491B/711 VHDL Introduction A language for describing the structural, physical and behavioral characteristics of digital systems. Execution of a VHDL program results in a simulation of the digital system.

719 views • 23 slides
VHDL Digital Systems 1 The designers guide to VHDL Peter J. Andersen Morgan Kaufman

VHDL Digital Systems 1 The designers guide to VHDL Peter J. Andersen Morgan Kaufman

VHDL Digital Systems 1 The designers guide to VHDL Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx 2 HDL Introduction VHDL (DoD project) and Verilog (private project) High level languages for

810 views • 62 slides
VHDL Test benches How to simulate VHDL code Use a simulation tool like e.g. ModelSim

VHDL Test benches How to simulate VHDL code Use a simulation tool like e.g. ModelSim

VHDL Test benches How to simulate VHDL code Use a simulation tool like e.g. ModelSim Test bench to apply stimuli/test inputs to the VHDL code Visual inspection through graphical output (waveform) Self checking test

1.1k views • 24 slides
Keep definition, change category: a practical approach to monadic model evolution Institute of

Keep definition, change category: a practical approach to monadic model evolution Institute of

Keep definition, change category: a practical approach to monadic model evolution Institute of Cybernetics Tallinn April 21st, 2016 J.N. Oliveira INESC TEC &amp; University of Minho Motivation Context Going relational Going linear

1.08k views • 78 slides
8. Assertion Based Design and 8.1 Assertion-based design Assertion Languages Assertions

8. Assertion Based Design and 8.1 Assertion-based design Assertion Languages Assertions

Fachgebiet Rechnersysteme Technische Universitt Verification Technology Darmstadt 8. Assertion-Based Design and Assertion Languages 1 8. Assertion-Based Design and Assertion Languages 3 Fachgebiet Rechnersysteme 8. Assertion Based Design

815 views • 13 slides
Chapter 10: Synchronous Circuits Computer Structure &amp; Intro. to Digital Computers Dr. Guy

Chapter 10: Synchronous Circuits Computer Structure &amp; Intro. to Digital Computers Dr. Guy

Chapter 10: Synchronous Circuits Computer Structure &amp; Intro. to Digital Computers Dr. Guy Even Tel-Aviv Univ. p.1 Goals define synchronous circuits. analyze timing (start with simple case...). define: timing constraints. find out

758 views • 59 slides
VLSI Design Part 1.2.1: Finite State Machines Liang Liu liang.liu@eit.lth.se 1 Lund University

VLSI Design Part 1.2.1: Finite State Machines Liang Liu liang.liu@eit.lth.se 1 Lund University

EITF35: Introduction to Structured VLSI Design Part 1.2.1: Finite State Machines Liang Liu liang.liu@eit.lth.se 1 Lund University / EITF35/ Liang Liu Outline Why Digital? Advantages Some applications History &amp; Roadmap

785 views • 36 slides
Existence of Minimisers in the Plateau Problem Anthony Salib 09/04/2020 The Plateau Problem

Existence of Minimisers in the Plateau Problem Anthony Salib 09/04/2020 The Plateau Problem

Existence of Minimisers in the Plateau Problem Anthony Salib 09/04/2020 The Plateau Problem Given a boundary in R n , does there exist a surface that is bounded by such that the area of it is minimal. The Plateau Problem Given a boundary

326 views • 30 slides
L ET S RECAPITULATE [2/2] W HAT WE HERE NOWADAYS Objectively Wavenet was a game changer

L ET S RECAPITULATE [2/2] W HAT WE HERE NOWADAYS Objectively Wavenet was a game changer

S PEECH SYNTHESIS EVALUATION S BASTIEN L E M AGUER ADAPT C ENTRE , S IGMEDIA L AB , EE E NGINEERING , T RINITY C OLLEGE D UBLIN 11-07-2019 L ET S RECAPITULATE [2/2] W HAT WE HERE NOWADAYS Objectively Wavenet was a game changer Tacotron:

598 views • 47 slides
hPIN/hTAN: A Lightweight and Low- Cost e-Banking Solution against Untrusted Computers Shujun Li 1

hPIN/hTAN: A Lightweight and Low- Cost e-Banking Solution against Untrusted Computers Shujun Li 1

FC 2011 hPIN/hTAN: A Lightweight and Low- Cost e-Banking Solution against Untrusted Computers Shujun Li 1 , Ahmad-Reza Sadeghi 2,3 , Sren Heisrath 3 , Roland Schmitz 4 , Junaid Jameel Ahmad 1 1 University of Konstanz, Germany 2 Darmstadt

367 views • 25 slides
E[F] ? Albert R Meyer, May 8, 2013 Albert R Meyer, May 8, 2013 ranvarfail.1 ranvarfail.3

E[F] ? Albert R Meyer, May 8, 2013 Albert R Meyer, May 8, 2013 ranvarfail.1 ranvarfail.3

Mathematics for Computer Science Mean Time to Failure MIT 6.042J/18.062J Flip a coin until a Head comes up Expected Time Pr[Head] = p to Failure F ::= #flips to 1 st Head E[F] ? Albert R Meyer, May 8, 2013 Albert R Meyer, May 8,

93 views • 5 slides

More recommend