srs developments at ifin hh
play

SRS Developments at IFIN-HH Sorin Martoiu, IFIN-HH, Bucharest - PowerPoint PPT Presentation

SRS Developments at IFIN-HH Sorin Martoiu, IFIN-HH, Bucharest Outline On-going activities Digital HDMI C-Card ATCA-SRS optical mezzanine design VFAT2 adapter for existing hybrid Future plans VMM2/3 integration into


  1. SRS Developments at IFIN-HH Sorin Martoiu, IFIN-HH, Bucharest

  2. Outline • On-going activities • Digital HDMI C-Card • ATCA-SRS • optical mezzanine design • VFAT2 adapter for existing hybrid • Future plans • VMM2/3 integration into (ATCA-)SRS • “All-SRS” Laboratory 2

  3. ATCA-SRS Contribution 3

  4. ATCA-SRS Contribution 4

  5. VFAT2 RD51 Adapter SRS adaptation of an existing VFAT2 hybrid from TOTEM/CMS HDMI (D) • LDOs • Separate A/D power • planes Multiple options for • the power connections 5

  6. VMM1/VMM2 • Designed for ATLAS NSW • Data driven (self-trigger) • Variable gain/shaping • dual polarity, • adj. gain (0.5-9 mV/fC), • adj. peaktime (25-200 ns), • DDF shaper • Peak and time readout • Trigger-out interface • Integrated ADC/TDC (10b/1ns) 6 https://indico.cern.ch/contributionDisplay.py?contribId=54&sessionId=12&confId=233343

  7. Integration of VMM2 into SRS VMM2 HDMI FPGA (S6) 2 x VMM2 = 128 ch. • Small FPGA(eg. Spartan6)/ASIC* (I/F and control) VMM2 • Readout via Digital C-Card 7 • * An ASIC is planned in the ATLAS NSW framework

  8. Integration of VMM into SRS (ATCA) VMM2 HDMI FPGA (S6) VMM2 DIGITAL- HDMI MEZZANINE VMM2 HDMI FPGA (S6) VMM2 VMM2 HDMI FPGA (S6) VMM2 VMM2 HDMI FPGA (S6) 8 VMM2

  9. Integration of VMM into SRS (ATCA) VMM2 HDMI FPGA Concentrator (S6) (optical I/F) VMM2 VMM2 HDMI FPGA (S6) VMM2 VMM2 HDMI FPGA (S6) VMM2 VMM2 HDMI FPGA (S6) 9 VMM2

  10. Integration of VMM into SRS (ATCA) Concentrator VMM2 HDMI FPGA (optical I/F) (S6) VMM2 VMM2 HDMI FPGA (S6) VMM2 VMM2 HDMI FPGA (S6) VMM2 VMM2 HDMI FPGA (S6) 10 VMM2

  11. All-SRS Laboratory Preamplifier/Shaper Hybrid Variable gain, shaping • Mesh/GEM pick-up • Discriminator Hybrid Variable gain, shaping, • threshold Mesh/GEM trigger • Fast timing Parameter control (I2C) • • Digitizer • Digitizer Hybrid Shape Processing • digital-CFD SCA sampling • • Peak finder, baseline restorer Up to 2-3 GSPS • • … DRS4(5), … (see 11 • • Digital processing (coincidence …) following presentation) • Fast FPGA-based TDC (10-20ps) •

  12. Thank you! 12

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend


More recommend