RF Power Amplifier Design Markus Mayer & Holger Arthaber - - PowerPoint PPT Presentation

rf power amplifier design
SMART_READER_LITE
LIVE PREVIEW

RF Power Amplifier Design Markus Mayer & Holger Arthaber - - PowerPoint PPT Presentation

RF Power Amplifier Design Markus Mayer & Holger Arthaber Department of Electrical Measurements and Circuit Design Vienna University of Technology June 11, 2001 Contents Basic Amplifier Concepts Class A, B, C, F, hHCA Linearity


slide-1
SLIDE 1

RF Power Amplifier Design

Markus Mayer & Holger Arthaber

Department of Electrical Measurements and Circuit Design Vienna University of Technology June 11, 2001

slide-2
SLIDE 2

2

Contents

Basic Amplifier Concepts Class A, B, C, F, hHCA Linearity Aspects Amplifier Example Enhanced Amplifier Concepts Feedback, Feedforward, ... Predistortion LINC, Doherty, EER, ...

slide-3
SLIDE 3

3

Efficiency Definitions

Drain Efficiency: Power Added Efficiency:

DC OUT D

P P = η

      − ⋅ = − = G P P P

D DC IN OUT PA

1 1 η η

slide-4
SLIDE 4

4

Ideal FET Input and Output Characteristics

VGS IDS Im 2VP VP VDSmax VDD VK VDS V =V

GS P

V =0

GS

Ohmic Saturation Breakdown gm

DD K DD

V V V − = κ

slide-5
SLIDE 5

5

Maximum Output Power Match

VGS IDS Im 2VP VP VDSmax VDD VK VDS V =V

GS P

V =0

GS

Ohmic Saturation Breakdown gm m K DS OPT

I V V R − =

max

slide-6
SLIDE 6

6

Class A

VGS IDS Im 2VP VP VDSmax VDD VK VDS VGS VDS 2p

p Q

IDS Im 2p

p Q

slide-7
SLIDE 7

7

Class A – Circuit

VDD RL

D G S

48% dB) 14 (e.g. 50%

PA

⋅ = = ⋅ = κ η κ η

A D

G G

slide-8
SLIDE 8

8

Class B

VGS IDS Im 2VP VP VDSmax VDD VK VDS VGS VDS 2p

p Q

IDS Im 2p

p Q

slide-9
SLIDE 9

9

Class C

VGS IDS Im 2VP VP VDSmax VDD VK VDS VGS VDS 2p

p Q

IDS Im 2p

p Q

slide-10
SLIDE 10

10

Class B and C – Circuit

VDD RL

D G S

f0

Class B Class C

% 65 dB) (8 6dB

  • %

78

PA

⋅ = = ⋅ = κ η κ η

A D

G G % 1 % 100

PA →

→ → η η G

D

slide-11
SLIDE 11

11

Influence of Conduction Angle

slide-12
SLIDE 12

12

Class F (HCA ... harmonic controlled amplifier)

VGS IDS Im 2VP VP VDSmax VDD VK VDS VGS VDS 2p

p Q

IDS Im 2p

p Q

slide-13
SLIDE 13

13

hHCA (half sinusoidally driven HCA)

VGS IDS Im 2VP VP VDSmax VDD VK VDS VGS VDS 2p

p Q

IDS Im 2p

p Q

slide-14
SLIDE 14

14

Class F and hHCA – Circuit

VDD RL VDS ID

Ze(n)

0, n=even inf, n=even

Zo(n)

0, n=1 inf, n=odd

Class F hHCA

% 87 dB) (9 5dB

  • 0%

10

PA

⋅ = = ⋅ = κ η κ η

A D

G G % 96 dB) (15 1dB 0% 10

PA

⋅ = + = ⋅ = κ η κ η

A D

G G

slide-15
SLIDE 15

15

hHCA – Third Harmonic Peaking

VGS IDS Im 2VP VP VDSmax VDD VK VDS VGS VDS 2p

p Q

IDS Im 2p

p Q

slide-16
SLIDE 16

16

Third Harmonic Peaking – Circuit

VDD RL

D G S

f0 3f0

% 87 dB) (14.6 0.6dB 91%

PA

⋅ = + = ⋅ = κ η κ η

A D

G G

slide-17
SLIDE 17

17

Linearity Aspects

slide-18
SLIDE 18

18

Linearity Aspects

Class AB Class C Class A Class B

slide-19
SLIDE 19

19

Linearity Aspects

Ideal strongly nonlinear model Strong-weak nonlinear model

slide-20
SLIDE 20

20

Amplifier Design – An Example

Balanced Amplifier Configuration

Port 1 Z=50 Ohm Port 2 Z=50 Ohm

slide-21
SLIDE 21

21

Amplifier Design – Simulation

Gate & Drain Waveforms

500 1000 1300 Time (ps)

Drain waveforms

  • 5

5 10 15 20 25

  • 1000

1000 2000 3000 4000 5000

Inner Drain Voltage (L, V) Amp Inner Drain Current (R, mA) Amp

500 1000 1300 Time (ps)

Gate waveforms

  • 3
  • 2
  • 1

1

  • 1000
  • 500

500 1000

Inner Gate Voltage (L, V) Amp Inner Gate Current (R, mA) Amp

slide-22
SLIDE 22

22

Amplifier Design – Simulation

Dynamic Load Line & Power Sweep

3 6 9 12 15 Voltage (V)

Dynamic load line

  • 2000

2000 4000 6000 8000

IVCurve (mA) IV_Curve Dynamic Load Line (mA) Amp

5 10 15 20 24 Power (dBm)

Power Sweep 1 Tone

10 20 30 40 10 20 30 40 50 60 70 80

Output Power (L, dBm) Amp PAE (R) Amp

slide-23
SLIDE 23

23

Amplifier Design – Measurements

Single Tone & Two Tone

5 1 1 5 2 2 5 3 3 5 4 5 1 1 5 2 2 5 3 3 5 P in [d B m ] P out [dBm], Gain [dB] 1 2 3 4 5 6 7 8 0 P A E [% ] P

  • u

t G a in G a m m a In P A E 1 d B C P 10 20 30 40 50 60 5 10 15 20 25 30 35 P in [dB m ] P out [dBm], IMDD [dBc], Gain [dB] 10 20 30 40 50 60 P A E [% ] P

  • ut

IM D D G ain P A E

slide-24
SLIDE 24

24

Amplifier Nonlinearity

Gain and Phase depends on Input Signal 3rd Order Gain-Nonlinearities:

slide-25
SLIDE 25

25

Amplifier Nonlinearity

Higher Output Level (close to Saturation) results in more Distortion/Nonlinearity

slide-26
SLIDE 26

26

Nonlinearity leads to?

Generation of Harmonics Intermodulation Distortion / Spectral Regrowth SNR (NPR) Degradation Constellation Deformation

slide-27
SLIDE 27

27

Intermodulation and Harmonics

slide-28
SLIDE 28

28

Spectral Regrowth

  • 15
  • 10
  • 5

5 10 15

  • 60
  • 50
  • 40
  • 30
  • 20
  • 10

10 relative power / dB relative frequency / MHz ACPR1>60dB ACPR2>60dB ACPR1=16dB ACPR2=43dB

Energy in adjacent Channels ACPR (Adjacent Channel Leakage Power Ratio) increases

slide-29
SLIDE 29

29

Reduced NPR (Noise Power Ratio)

Output Signal of Nonlinear Amplifier Input Signal Degradation of Inband SNR „Noisy“ Constellation

slide-30
SLIDE 30

30

Constellation Deformation

Input Signal Output Signal of Nonlinear Amplifier (with Gain- and Phase-Distortion)

slide-31
SLIDE 31

31

Modeling of Nonlinearities

with Memory-Effects Volterra Series (=„Taylor Series with Memory“) without Memory-Effects Saleh Model Taylor Series Blum and Jeruchim Model AM/AM- and AM/PM-conversion

2 2 2

1 ) ( 1 ) ( r r r g r r r f

a a Θ Θ

+ = + = β α β α

better performance

slide-32
SLIDE 32

32

AM/AM- and AM/PM-Conversion

GaAs-PA

slide-33
SLIDE 33

33

AM/AM- and AM/PM-Conversion

LDMOS-PA

slide-34
SLIDE 34

34

How to preserve Linearity?

Backed-Off Operation of PA Simplest Way to achieve Linearity Linearity improving Concepts Predistortion Feedforward ...

slide-35
SLIDE 35

35

How to preserve Efficiency?

Efficiency improving Concepts Doherty Envelope Elimination and Restoration ... Linearity improving Concepts Higher Linearity at constant Efficiency Higher Efficiency at constant Linearity

slide-36
SLIDE 36

36

Direct (RF) Feedback

Classical Method Decrease of Gain Low Efficiency Feedback needs more Bandwidth than Signal Stability Problems at high Bandwidths

slide-37
SLIDE 37

37

Distortion Feedback

Feedback of outband Products only Higher Gain than RF feedback Stability Problems due to Reverse Loop

slide-38
SLIDE 38

38

Feedforward

Overcomes Stability Problem by forward-only Loops Critical to Gain/Phase-Imbalances 0.5dB Gain Error -31dB Cancellation 2.5° Phase Error -27dB Cancellation Well suited for narrowband application

slide-39
SLIDE 39

39

Cartesian Feedback

  • 30
  • 20
  • 10

10 20 30

  • 60
  • 50
  • 40
  • 30
  • 20
  • 10

10 relative power / dB relative frequency / MHz

  • riginal signal

predistorted signal

AM/AM- and AM/PM-correction High Feedback-Bandwidth Stability Problems

I Q I Q I Q modulator demodulator OPAs main amp. local

  • scillator

RF-output baseband input

UMTS example:

slide-40
SLIDE 40

40

Digital Predistortion

Digital Implementation of „Cartesian Feedback“ Additional ADCs, DSP Power, Oversampling needed Loop can be opened no Stability Problems

slide-41
SLIDE 41

41

Analog Predistortion

Predistorter has inverse Function of Amplifier Leads to infinite Bandwidth (!) Hard to realize (accuracy)

slide-42
SLIDE 42

42

Analog Predistortion

Possible Realizations:

slide-43
SLIDE 43

43

LINC (Linear Amplification by Nonlinear Components)

AM/AM- and AM/PM-correction Digital separation required (accuracy!) High Bandwidth,

  • versampling necessary

Stability guaranteed

signal separation s(t) s (t)

1

K K s (t)

2

K(s (t)+

1

s (t)) =Ks(t)

2

Ks (t)

1

Ks (t)

2

  • 30
  • 20
  • 10

10 20 30

  • 60
  • 50
  • 40
  • 30
  • 20
  • 10

10 relative power / dB relative frequency / MHz ACPR1>60dB ACPR2>60dB ACPR1=18dB ACPR2=29dB s(t) s1(t)

UMTS example:

slide-44
SLIDE 44

44

Doherty Amplifier

Auxiliary amplifier supports main amplifier during saturation PAE can be kept high over a 6dB range

slide-45
SLIDE 45

45

Doherty Amplifier

Gain vs. Input Power No improvement of AM/AM- and AM/PM-distortion Behavior of auxiliary amplifier very hard (impossible) to realize Stability guaranteed Efficiency vs. Input Power

main amp. (A1)

  • aux. amp. (A2)

PIN POUT doherty configuration (A1+A2)

slide-46
SLIDE 46

46

EER (Envelope Elimination and Restoration)

Separating phase and magnitude information Elimination of AM/AM-distortion Application of high-efficient amplifiers (independent of amplitude distortion) Stability guaranteed

signal separation amplitude information phase information RF input RF output high efficiency power amplifier

slide-47
SLIDE 47

47

EER (Envelope Elimination and Restoration)

Analog realization Limiter hard to build Accuracy problems Feedback necessary Digital realization Oversampling + high D/A- conversion rates required High power consumption

  • f DSP and D/A-converters

Possible feedback elimination Compensation of AM/PM- distortion possible

peak detector supply voltage amplifier limiter high efficiency power amplifier RF output peak detector RF input D A D A D A amplitude information phase information modulator RF output high efficiency power amplifier digital signal processor local oscillator supply voltage amplifier I Q I Q digital baseband input

slide-48
SLIDE 48

48

EER (Envelope Elimination and Restoration)

Five times (!) oversampling necessary to achieve standard requirements Bandwidth of Magnitude- and phase-signal have higher than transmit signal

  • 30
  • 20
  • 10

10 20 30

  • 60
  • 50
  • 40
  • 30
  • 20
  • 10

10 relative power / dB relative frequency / MHz Magnitude Phase

  • 30
  • 20
  • 10

10 20 30

  • 60
  • 50
  • 40
  • 30
  • 20
  • 10

10 relative power / dB relative frequency / MHz ACPR1>60dB ACPR2>60dB ACPR1=33dB ACPR2=40dB ACPR1=51dB ACPR2=36dB ACPR1=53dB ACPR2=49dB full bandwidth 3⋅B0 bandwidth 5⋅B0 bandwidth 7⋅B0 bandwidth

UMTS example: UMTS example:

slide-49
SLIDE 49

49

Adaptive Bias

Varying/Switching of Bias-Voltage depending on Input Power Level Selection of Operating Point with high PAE Applicably for nearly each type of Amplifier

RF input peak detector bias control RF output high efficiency power amplifier

slide-50
SLIDE 50

50

Adaptive Bias

32 33 34 35 36 37 38 39 40 20 30 40 50 60 70 80 90

  • utput power / dBm

power added efficiency / % VD=3.5V VD=4.5V VD=6.5V

Single tone PAE for switched VDD with VG kept constant Simply to implement Concept Stability guaranteed Possible problems: DC-DC converter with high efficiency necessary Possible Linearity Change (can increase and decrease) especially for HCAs

slide-51
SLIDE 51

51

Summary

Digital Realization required to achieve Accuracy Problem of Stability for high Bandwidth Application Higher Bandwidths (Oversampling) necessary, depending on Order of IMD cancellation Predistortion gives best Results while keeping Efficiency high (valid for high Output Levels > 40dBm)

slide-52
SLIDE 52

52

Figure References

  • F. Zavosh et al,

“Digital Predistortion Techniques for RF Power Amplifiers with CDMA Applications”, Microwave Journal, Oct. 1999 Peter B. Kenington, “High-Linearity RF Amplifier Design”, Artech House, 2000 Steve C. Cripps, “RF Power Amplifiers for Wireless Communications”, Artech House, 1999

slide-53
SLIDE 53

53

Contact Information

DI Markus Mayer

+43-1-58801-35425 markus.mayer@tuwien.ac.at

DI Holger Arthaber

+43-1-58801-35420 holger.arthaber@tuwien.ac.at