Digital Hardware Design Why is it still so hard?
Philipp Wagner
Digital Hardware Design Why is it still so hard? Philipp Wagner - - PowerPoint PPT Presentation
Digital Hardware Design Why is it still so hard? Philipp Wagner The story of Ton Lear FOSDEM 2016 Digital Hardware Design Why is it still so hard? The story of Not Real Ton Lear FOSDEM 2016 Digital Hardware Design Why is it still
Philipp Wagner
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
– Verilog/SystemVerilog – VHDL
– Bluespec SystemVerilog – Chisel (UC Berkely) – MyHDL
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
– Incisive Enterprise Simulator/ NCSim (Cadence) – ModelSim (Mentor) – VCS (Synopsys)
– Icarus Verilog – GHDL – Verilator
– gtkview
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
– Synopsys Synplify – vendor tools (Xilinx, Altera, …)
– Verilog-to-Routing (VTR) – Yosys
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
– Xilinx ISE/Vivado, Altera Quartus, …
– IceStorm for Lattice iCE40
watch Clifford's presentation in the EDA Devroom today at 14:00
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
DE0-Nano $79 22,320 cells Artix-7 35T $99 33,280 cells iCEstick $20 1280 cells
All board pictures (c) by the manufacturers.
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
Nexys 4 DDR ZTEX 2.1x Altera DE2-115
All board pictures (c) by the manufacturers.
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
Xilinx KC705 Xilinx VC707
All board pictures (c) by the manufacturers.
Altera Cyclone V SoC Development Kit
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
– Synopsys Design Compiler – Cadence Encounter Toolset
– qfmow – Coriolis2
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
[[user:]] via Wikimedia Commons, CC BY-SA
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
– available from multiple vendors, e.g. Europractice – example
– cheaper in older technologies (65nm + up)
– pre-characterized ASICs “confjgured” with one custom
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
Picture by WeI-chieh Chiu (fmickr), CC BY-SA
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
The bachelor party. Signed Louis Wain. Oil on canvas, 29.5 x 60 cm (public domain, via Wikimedia Commons)
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
photo by Prskavka (Wikimedia Commons), public domain
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
– MIT and BSD widely used – example project: RISC V
– new: SolderPad License by Andrew Katz
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
– OHDL: Julius Baxter for mor1kx, based on MPLv2
– LGPL
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
– GPLv3 uses “hardware-friendly” language
– example user: Gaisler LEON3 (GPLv2+) – implications not fully understood
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
photo by Andre Glechikoff (Flickr), CC BY-SA
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
– How to get started? – Best practices – Success stories
– Planet LibreCores
– a directory of FOSSi projects – with quality indicators
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
– How to get started? – Best practices – Success stories
– Planet LibreCores
– a directory of FOSSi projects – with quality indicators
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
FOSDEM 2016 Digital Hardware Design – Why is it still so hard?
Peter Falk (by Sten), photo by Emanuele (fmickr), CC BY-SA
@TheOpenCorps
http://potential.ventures
Philipp Wagner
mail@philipp-wagner.com www.philipp-wagner.com
discussion@fossi-foundation.org www.fossi-foundation.org #fossi on freenode
You can freely remix this presentation under the terms of the Creative Commons BY-SA 4.0 license.