hardware design for cryptographers
play

Hardware Design for Cryptographers P . Schaumont Bradley - PowerPoint PPT Presentation

Mar 05, 2023 •373 likes •1.01k views

Hardware-oriented Specification Hardware Circuits Hardware Description in C Hardware Design for Cryptographers P . Schaumont Bradley Department of Electrical and Computer Engineering Virginia Tech Blacksburg, VA Design and Security of

  1. Hardware-oriented Specification Hardware Circuits Hardware Description in C Hardware Design for Cryptographers P . Schaumont Bradley Department of Electrical and Computer Engineering Virginia Tech Blacksburg, VA Design and Security of Cryptographic Functions, Algorithms and Devices, 2013

  2. Hardware-oriented Specification Hardware Circuits Hardware Description in C Why should a cryptographer care about hardware? Many interesting application domains (RFID, Wirespeed processing, ..) require hardware implementation. Hardware gives the best performance. Eg. ECC2K-130 cryptanalysis, bitcoin mining. Competitions. Keccak (SHA-3 Winner) was recognized early-on as having superior hardware performance. Improved algorithm design by taking implementation constraints into account. Eg. Lightweight crypto: PRESENT (CHES07), photon (CHES11). Implementation attacks (faults and SCA) are tightly connected to implementation.

  3. Hardware-oriented Specification Hardware Circuits Hardware Description in C Why should a cryptographer care about hardware? Many interesting application domains (RFID, Wirespeed processing, ..) require hardware implementation. Hardware gives the best performance. Eg. ECC2K-130 cryptanalysis, bitcoin mining. Competitions. Keccak (SHA-3 Winner) was recognized early-on as having superior hardware performance. Improved algorithm design by taking implementation constraints into account. Eg. Lightweight crypto: PRESENT (CHES07), photon (CHES11). Implementation attacks (faults and SCA) are tightly connected to implementation.

  4. Hardware-oriented Specification Hardware Circuits Hardware Description in C Why should a cryptographer care about hardware? Many interesting application domains (RFID, Wirespeed processing, ..) require hardware implementation. Hardware gives the best performance. Eg. ECC2K-130 cryptanalysis, bitcoin mining. Competitions. Keccak (SHA-3 Winner) was recognized early-on as having superior hardware performance. Improved algorithm design by taking implementation constraints into account. Eg. Lightweight crypto: PRESENT (CHES07), photon (CHES11). Implementation attacks (faults and SCA) are tightly connected to implementation.

  5. Hardware-oriented Specification Hardware Circuits Hardware Description in C Why should a cryptographer care about hardware? Many interesting application domains (RFID, Wirespeed processing, ..) require hardware implementation. Hardware gives the best performance. Eg. ECC2K-130 cryptanalysis, bitcoin mining. Competitions. Keccak (SHA-3 Winner) was recognized early-on as having superior hardware performance. Improved algorithm design by taking implementation constraints into account. Eg. Lightweight crypto: PRESENT (CHES07), photon (CHES11). Implementation attacks (faults and SCA) are tightly connected to implementation.

  6. Hardware-oriented Specification Hardware Circuits Hardware Description in C Why should a cryptographer care about hardware? Many interesting application domains (RFID, Wirespeed processing, ..) require hardware implementation. Hardware gives the best performance. Eg. ECC2K-130 cryptanalysis, bitcoin mining. Competitions. Keccak (SHA-3 Winner) was recognized early-on as having superior hardware performance. Improved algorithm design by taking implementation constraints into account. Eg. Lightweight crypto: PRESENT (CHES07), photon (CHES11). Implementation attacks (faults and SCA) are tightly connected to implementation.

  7. Hardware-oriented Specification Hardware Circuits Hardware Description in C But (too) often, hardware is an afterthought! E.g. NIST Call for SHA-3 submissions: A reference implementation shall be submitted in order to promote the understanding of how the candidate algorithm may be implemented. This implementation shall consist of source code written in ANSI C To demonstrate the efficiency of a hardware implementation of the algorithm, the submitter may include a specification of the algorithm in a nonproprietary Hardware Description Language (HDL).

  8. Hardware-oriented Specification Hardware Circuits Hardware Description in C But (too) often, hardware is an afterthought! Hey. Why didn’t NIST say: A reference implementation shall be submitted in order to promote the understanding of how the candidate algorithm may be implemented. This implementation shall consist of source code written in Verilog 2001. To demonstrate the efficiency of a software implementation of the algorithm, the submitter may include a specification of the algorithm in a nonproprietary Software Programming Language (ANSI C).

  9. Hardware-oriented Specification Hardware Circuits Hardware Description in C Hardware Misconceptions To design hardware, I will need to dig deep into technology. Not true. You can create technology-independent hardware descriptions. Hardware design tools are complex and expensive. Not true. HDL simulators are free. FPGA implementation tools are free. I can write C and then use a C-to-HDL converter. Why bother? Not efficient. Certainly, some tools may help you part of the way, but none are as smart as you. Writing algorithms (ciphers) in hardware is more difficult than in software. Not true. This is a matter of practice.

  10. Hardware-oriented Specification Hardware Circuits Hardware Description in C Hardware Misconceptions To design hardware, I will need to dig deep into technology. Not true. You can create technology-independent hardware descriptions. Hardware design tools are complex and expensive. Not true. HDL simulators are free. FPGA implementation tools are free. I can write C and then use a C-to-HDL converter. Why bother? Not efficient. Certainly, some tools may help you part of the way, but none are as smart as you. Writing algorithms (ciphers) in hardware is more difficult than in software. Not true. This is a matter of practice.

  11. Hardware-oriented Specification Hardware Circuits Hardware Description in C Hardware Misconceptions To design hardware, I will need to dig deep into technology. Not true. You can create technology-independent hardware descriptions. Hardware design tools are complex and expensive. Not true. HDL simulators are free. FPGA implementation tools are free. I can write C and then use a C-to-HDL converter. Why bother? Not efficient. Certainly, some tools may help you part of the way, but none are as smart as you. Writing algorithms (ciphers) in hardware is more difficult than in software. Not true. This is a matter of practice.

  12. Hardware-oriented Specification Hardware Circuits Hardware Description in C Hardware Misconceptions To design hardware, I will need to dig deep into technology. Not true. You can create technology-independent hardware descriptions. Hardware design tools are complex and expensive. Not true. HDL simulators are free. FPGA implementation tools are free. I can write C and then use a C-to-HDL converter. Why bother? Not efficient. Certainly, some tools may help you part of the way, but none are as smart as you. Writing algorithms (ciphers) in hardware is more difficult than in software. Not true. This is a matter of practice.

  13. Hardware-oriented Specification Hardware Circuits Hardware Description in C Objectives of this presentation Explain basic principles of hardware description (as opposed to software programming). Demonstrate technology-independent hardware description with ANSI C. We will not discuss low-level technology mapping (= the path from hardware description to gates). Underlying idea: if you (the cryptographer) make a hardware-friendly spec, hardware designers will deliver better results.

  14. Hardware-oriented Specification Hardware Circuits Hardware Description in C Outline Hardware-oriented Specification 1 Hardware Circuits 2 Hardware Description in C 3

  15. Hardware-oriented Specification Hardware Circuits Hardware Description in C In this talk, we’ll make a few assumptions In software programs: operations execute sequentially, instruction by instruction storage is central and may be indexed (arrays) variables have a native data type (eg 32 bit) In hardware descriptions: operations execute in parallel, cycle by cycle storage is distributed and cannot be indexed variables can have any length, but we’ll assume 32 bit

  16. Hardware-oriented Specification Hardware Circuits Hardware Description in C Software variables Software int a; // a 32-bit integer A software variable is a container for values of a predefined type. A software variable can be read and written.

  17. Hardware-oriented Specification Hardware Circuits Hardware Description in C Hardware variables Hardware reg a; // 32 flip-flops wire a; // a bundle of wires Example uses a hypothetical hardware description language. A reg is a hardware variable with storage. It may be written and read in a different clock cycle. When writing a value in cycle n , the value cannot be read before cycle n + 1. A wire is a hardware variable without storage. It must be written and read in the same clock cycle. When writing a value in cycle n , the value cannot be read after cycle n .

  18. Hardware-oriented Specification Hardware Circuits Hardware Description in C What does this circuit do? Hardware Counter reg a; a = a + 1; In cycle n, write the value of a plus one into a . The value of a in cycle n+1 will be the value written into a in cycle n. This is a counter incrementing once per clock cycle. What is a ’s initial value? The description does not say. We’ll assume it’s zero. Hardware implementations need to take care of initialization by implementing proper reset logic .

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend

software and hardware for the Internet of Things. Choose hardware Design hardware Design

software and hardware for the Internet of Things. Choose hardware Design hardware Design

Zeidman Technologies has created a fundamentally new way to develop embedded software and hardware for the Internet of Things. Choose hardware Design hardware Design software Initial hardware choices determine Integrate functionality and

185 views • 15 slides
Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructor: Prof. Jim Plusquellic Text: RTL Harware Design Using VHDL: Coding for Efficiency, Portability, and Scalabil- ity, Pong P. Chu, ISBN-13:

482 views • 10 slides
Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors:

Hardware Design with VHDL Course Introduction ECE 443 Hardware Design with VHDL Instructors: ECE: Jim Plusquellic FMAC: Craig Kief and Steve Suddarth Text: FPGA Prototyping By VHDL Examples, Xilinx Spartan-3 Version, Pong P. Chu, ISBN:

124 views • 8 slides
Flexible Hardware Design at Flexible Hardware Design at Low Levels of Abstraction Low Levels of

Flexible Hardware Design at Flexible Hardware Design at Low Levels of Abstraction Low Levels of

Flexible Hardware Design at Flexible Hardware Design at Low Levels of Abstraction Low Levels of Abstraction Emil Axelsson Hardware Description and Verification May 2009 Why low-level? Why low-level? Related question: Why is some software

908 views • 51 slides
LibreCores Free and Open Digital Hardware Requirements Design Implementation Hardware

LibreCores Free and Open Digital Hardware Requirements Design Implementation Hardware

Digital hardware design What can we learn from software development and what not? Philipp Wagner @ FOSDEM 2017 LibreCores Free and Open Digital Hardware Requirements Design Implementation Hardware Verification Development Maintenance

523 views • 23 slides
CTA Design Study CTA Design Study - Swiss Hardware Contributions - Swiss Hardware Contributions

CTA Design Study CTA Design Study - Swiss Hardware Contributions - Swiss Hardware Contributions

CTA Design Study CTA Design Study - Swiss Hardware Contributions - Swiss Hardware Contributions Isabel Braun Insttut for Partcle Physics, ETH Zrich CHIPP Plenary Meeting 2009, Appenberg Participating Institutes Participating Institutes

442 views • 16 slides
Bookmarks for Cryptographers Beno t Viguier MSc ( x y. x@y.nl ) benoit viguier

Bookmarks for Cryptographers Beno t Viguier MSc ( x y. x@y.nl ) benoit viguier

Bookmarks for Cryptographers Beno t Viguier MSc ( x y. x@y.nl ) benoit viguier https://www.viguier.nl Student talk 5th June 2017 Institute for Computing and Information Sciences Digital Security Radboud University Nijmegen 1 Tikz

467 views • 19 slides
Language (HDL) Hardware Design Language 1987 About Technolution and me Technolution

Language (HDL) Hardware Design Language 1987 About Technolution and me Technolution

/ the right development Hardware Design Language (HDL) Hardware Design Language 1987 About Technolution and me Technolution Developer and supplier of working systems and products Gideon Zweijtzer System Architect Expertise:

544 views • 21 slides
Hardware Design with VHDL Sequential Circuit Design II ECE 443 Sequential Circuit Design:

Hardware Design with VHDL Sequential Circuit Design II ECE 443 Sequential Circuit Design:

Hardware Design with VHDL Sequential Circuit Design II ECE 443 Sequential Circuit Design: Practice Topics Poor design practice More counters Register as fast temporary storage Pipelining Synchronous design is the most

875 views • 75 slides
High-speed cryptography, Cryptographers part 3: more cryptosystems Working

High-speed cryptography, Cryptographers part 3: more cryptosystems Working

High-speed cryptography, Cryptographers part 3: more cryptosystems Working systems Daniel J. Bernstein Cryptanalytic University of Illinois at Chicago & algorithm designers Technische Universiteit Eindhoven Unbroken

1.49k views • 145 slides
Hardware Design and Analysis of Efficient Loop Coarsening and Border Handling for Image

Hardware Design and Analysis of Efficient Loop Coarsening and Border Handling for Image

Hardware Design and Analysis of Efficient Loop Coarsening and Border Handling for Image Processing M. Akif zkan, Oliver Reiche, Frank Hannig, and Jrgen Teich Hardware/Software Co-Design, Friedrich-Alexander University Erlangen-Nrnberg

891 views • 65 slides
Hardware Design with VHDL Combinational Circuit Design ECE 443 Combinational Circuit Design This

Hardware Design with VHDL Combinational Circuit Design ECE 443 Combinational Circuit Design This

Hardware Design with VHDL Combinational Circuit Design ECE 443 Combinational Circuit Design This slide set covers Derivation of efficient HDL description Operator sharing Functionality sharing Layout-related circuits

672 views • 50 slides
VHDL for Logic Synthesis Overview Design Flow for Hardware Design VHDL coding for

VHDL for Logic Synthesis Overview Design Flow for Hardware Design VHDL coding for

VHDL for Logic Synthesis Overview Design Flow for Hardware Design VHDL coding for synthesis General guidelines for hardware designers This lecture includes the content from: Nitin Yogi, Modelling for Synthesis with VHDL, Auburn

697 views • 52 slides
Sage for Cryptographers Martin R. Albrecht (martinralbrecht+summerschool@googlemail.com) POLSYS

Sage for Cryptographers Martin R. Albrecht (martinralbrecht+summerschool@googlemail.com) POLSYS

Sage for Cryptographers Martin R. Albrecht (martinralbrecht+summerschool@googlemail.com) POLSYS Team, UPMC, Paris, France ECrypt II PhD Summer School Outline 1 Introduction 2 Highlevel Features 3 Mathematics 4 Cryptography 5 External Tools,

960 views • 69 slides
The ISO Standardization Process of PLAID: A Cryptographers Perspective Real World Cryptography

The ISO Standardization Process of PLAID: A Cryptographers Perspective Real World Cryptography

The ISO Standardization Process of PLAID: A Cryptographers Perspective Real World Cryptography Workshop 2015 Arno Mittelbach based on joint work with Jean Paul Degabriele, Victoria Fehr, Marc Fischlin, Tommaso Gagliardoni, Felix Gnther,

488 views • 24 slides
Bookmarks for Cryptographers Beno t Viguier ( x y. x@y.nl ) benoit viguier CHES 2017

Bookmarks for Cryptographers Beno t Viguier ( x y. x@y.nl ) benoit viguier CHES 2017

Bookmarks for Cryptographers Beno t Viguier ( x y. x@y.nl ) benoit viguier CHES 2017 Rump Session Taipei, 26th September 2017 Institute for Computing and Information Sciences Digital Security Radboud University Nijmegen 1 Tikz

436 views • 19 slides
CSSE 232 Computer Architecture I Verilog 1 / 10 What it is Verilog is hardware description

CSSE 232 Computer Architecture I Verilog 1 / 10 What it is Verilog is hardware description

CSSE 232 Computer Architecture I Verilog 1 / 10 What it is Verilog is hardware description language Describes the functions of a hardware circuit Can be used to test circuits also Looks similar to C ( + , - , != , ~ , etc)

510 views • 10 slides
Computer Graphics Texture mapping and parameterization By Olga Sorkine Some slides courtesy of

Computer Graphics Texture mapping and parameterization By Olga Sorkine Some slides courtesy of

Computer Graphics Texture mapping and parameterization By Olga Sorkine Some slides courtesy of Pierre Alliez and Craig Gotsman The plan for today Reminder: triangle meshes What is parameterization and what is it good for: Texture

467 views • 15 slides
Seminar: Current Topics in Computer Graphics & Geometry Processing Johannes Frohn, Henrik

Seminar: Current Topics in Computer Graphics & Geometry Processing Johannes Frohn, Henrik

Seminar: Current Topics in Computer Graphics & Geometry Processing Johannes Frohn, Henrik Zimmer, Leif Kobbelt RWTH Aachen University July 26, 2012 1 Johannes Frohn, Henrik Zimmer Overview 1 Organization of the seminar 2 Some hints for

702 views • 48 slides
University of British Columbia CPSC 314 Computer Graphics May-June 2005 Tamara Munzner

University of British Columbia CPSC 314 Computer Graphics May-June 2005 Tamara Munzner

University of British Columbia CPSC 314 Computer Graphics May-June 2005 Tamara Munzner Rasterization, Interpolation, Vision/Color Week 2, Thu May 19 http://www.ugrad.cs.ubc.ca/~cs314/Vmay2005 News reminder: extra lab coverage with TAs

1.35k views • 112 slides
High Level Synthesis Eunike, Pierri, Matthew Seminar Overview Significance of HLS Breakdown of

High Level Synthesis Eunike, Pierri, Matthew Seminar Overview Significance of HLS Breakdown of

High Level Synthesis Eunike, Pierri, Matthew Seminar Overview Significance of HLS Breakdown of HLS Possibilities of HLS Eunike Pierri Matthew Overview How it works The future of Whats so good HLS about it

720 views • 43 slides
Tools in CMOS design Alexander Aulin Niklas Claesson 21 februari 2012 Introduction Table of

Tools in CMOS design Alexander Aulin Niklas Claesson 21 februari 2012 Introduction Table of

Tools in CMOS design Alexander Aulin Niklas Claesson 21 februari 2012 Introduction Table of contents 1 Introduction 2 Hardware Description Languages 3 Synthesis 4 Place & route 5 Simulation Alexander Aulin Niklas Claesson Tools in CMOS

499 views • 29 slides
autoVHDL: A Domain-Specific Modeling Language for the Auto-Generation of VHDL Core Wrappers Erica

autoVHDL: A Domain-Specific Modeling Language for the Auto-Generation of VHDL Core Wrappers Erica

autoVHDL: A Domain-Specific Modeling Language for the Auto-Generation of VHDL Core Wrappers Erica Jones, Jonathan Sprinkle Domain motivation for correct by construction embedded systems Electrical and Computer Engineering 2 Before they

330 views • 18 slides
Vhdl Bounded Model Checker (VBMC): A Formal Verification Tool for VHDL Designs Ajith John, A. K.

Vhdl Bounded Model Checker (VBMC): A Formal Verification Tool for VHDL Designs Ajith John, A. K.

Vhdl Bounded Model Checker (VBMC): A Formal Verification Tool for VHDL Designs Ajith John, A. K. Bhattacharjee RCnD, BARC Supratik Chakraborty, CFDVS, IIT Bombay Introduction Design of modern computer based systems involves partitioning of

710 views • 58 slides

More recommend