SLIDE 77 MOS-AK September 2008 B. Iñiguez 77
- Charge modelling: Independently Biased
DG MOSFET
0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 0.1 0.2 0.3 0.4 0.5 0.6 0.7
Normalized Capacitances C
GD,CGS
VGS [V]
0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 0.1 0.2 0.3 0.4 0.5 0.6 0.7
Normalized Capacitances C
GD,CGS
VGS [V]
(c) (b) (a) (d)
0.5 1 1.5 2
0.1 0.2 0.3 0.4 0.5 0.6
Normalized Capacitances C
DG,CSG
VGS [V]
(a) (d) (c) (b)
Normalized gate-to-drain capacitance (a, b) and gate-to-source capacitance (c, d) with respect to the gate voltage, for VDS=0.05V (b,c) and VDS=1V (a,d); tsi=31nm. Solid line: analytical model; Symbol line: DESSIS-ISE simulation Normalized drain-to-gate capacitance (a, c) and source-to-gate capacitance (b, d) with respect to the gate voltage, for VDS=1V (a, b) and VDS=0.05V (c, d); tsi=31nm Solid line: analytical model; Symbol line: DESSIS-ISE simulation