Compact Modelling Techniques in Thin Film SOI MOSFETs Benjamin - - PowerPoint PPT Presentation

compact modelling techniques in thin film soi mosfets
SMART_READER_LITE
LIVE PREVIEW

Compact Modelling Techniques in Thin Film SOI MOSFETs Benjamin - - PowerPoint PPT Presentation

Compact Modelling Techniques in Thin Film SOI MOSFETs Benjamin Iiguez Denis Flandre* Departament dEnginyeria Electrnica, Elctrica i Automtica ETSE; Universitat Rovira i Virgili Avinguda dels Pasos Catalans, 26 43007 Tarragona


slide-1
SLIDE 1

MOS-AK September 2008 B. Iñiguez 1

Compact Modelling Techniques in Thin Film SOI MOSFETs

Benjamin Iñiguez Denis Flandre*

Departament d’Enginyeria Electrònica, Elèctrica i Automàtica ETSE; Universitat Rovira i Virgili

Avinguda dels Països Catalans, 26 43007 Tarragona (Spain) E-mail: benjamin.iniguez@urv.cat

*Microelectronics Laboratory, Universite catholique de Louvain (UCL) Louvain-la-Neuve (Belgium)

slide-2
SLIDE 2

MOS-AK September 2008 B. Iñiguez 2

Goals Review of the main compact modeling issues in thin film SOI MOSFET modelling Review of the main compact modelling approaches in different types of thin film SOI MOSFET modelling Utilisation of models for technological and performance predictions

slide-3
SLIDE 3

MOS-AK September 2008 B. Iñiguez 3

Outline Introduction General electrostatics Fully-Depleted (FD) SOI MOSFET Accumulation-Mode (AM) SOI MOSFETs Multi-Gate MOSFETs RF and noise modelling Conclusions

slide-4
SLIDE 4

MOS-AK September 2008 B. Iñiguez 4

Introduction

MOSFET scaling trend in near future will not be as straightforward as it has been in the past because fundamental material and process limits are imminent. In order to reach below the 32 nm technology node, implementation of advanced, non-classical MOSFETs with enhanced drive current and acceptable control of short channel effects are needed. Advanced thin-film SOI MOSFETs (e.g., single or multiple-gate MOSFETs) are very promising structures for the downscaling of MOSFETs below the 32 nm technological node.

slide-5
SLIDE 5

MOS-AK September 2008 B. Iñiguez 5

Introduction

Thin film Fully Depleted SOI MOSFETs offer important advantages over Partially-Depleted SOI MOSFETs:

  • Lower body factor

Higher saturation current

  • Better subthreshold slope

Smaller mobility degradation

  • Reduced short-channel effects
slide-6
SLIDE 6

MOS-AK September 2008 B. Iñiguez 6

Introduction

The non-classical multi-gate devices such as Double-Gate (DG) MOSFETs, FinFETs or Gate-All-Around (GAA) MOSFETs show an even stronger control of short channel effects, and increase of on- currents taking advantage of volume inversion/accumulation.

DG MOSFET

GAA MOSFET FinFET

slide-7
SLIDE 7

MOS-AK September 2008 B. Iñiguez 7

Introduction

The availability of accurate compact models of Multiple-Gate MOSFETs in integrated circuits is critical for the future design of circuits using those devices Circuit design requires a complete small-signal model, with analytical or semi-analytical expressions of:

Current Total charges Transconductance and conductance Transcapacitances

slide-8
SLIDE 8

MOS-AK September 2008 B. Iñiguez 8

General Electrostatics

The good electrostatic control of the channel by the gate in ultrathin body MOSFETs (full depletion in subthreshold, i.e., no punchtrough) allows to use undoped or lightly-doped Si bodies. Mobility is higher in undoped bodies than in doped ones. In ultrathin body MOSFETs, a proper description of the electrostatics should take into account the effects of both dopants and charge carriers. In FD SOI MOSFETs the Si film is fully depleted, while the front and back interface can be inverted, depleted or accumulated

  • The practical case is: front interface inverted and back interface accumulated

In Multi-Gate MOSFETs, the Si body can be fully inverted or accumulated (volume inversion or accumulation)

slide-9
SLIDE 9

MOS-AK September 2008 B. Iñiguez 9

General Electrostatics

Generally, in single or double-gate SOI MOSFETs the electrostatic potential in the semiconductor body, φ(x,y), is given by Poisson’s equation: where x and y are the direction parallel and perpendicular to the gate, respectively, and Na is the acceptor doping density in the silicon body (n- channel device), n is the electron density and εSi is the dielectric permittivity of silicon.

( )

n N q y x

a si

+ = ∇ ε ϕ ) , (

2

slide-10
SLIDE 10

MOS-AK September 2008 B. Iñiguez 10

General Electrostatics

If we consider that the device is in quasi-equilibrium (which is consistent with the drift-diffusion transport mechanism), and we neglect quantum confinement, the electron density becomes:

  • in the doped device and
  • in an undoped device.

Here, is the intrinsic carrier density in silicon, VT is the thermal voltage, and is the non-equilibrium quasi-Fermi level referenced to the Fermi level in the

  • source. It satisfies the following boundary conditions:
  • at the source and at the drain, where VDS is the drain-

source bias. The corresponding boundary conditions for φ are:

T F

V a i e

N n n

/ ) ( 2 φ ϕ −

=

T F

V ie

n n

/ ) ( φ ϕ −

=

i

n

F

φ ) , ( = y

F

φ

DS F

V y L = ) , ( φ

bi

V y = ) , ( ϕ

DS bi

V V y L + = ) , ( ϕ

slide-11
SLIDE 11

MOS-AK September 2008 B. Iñiguez 11

General Electrostatics

In addition, the boundary conditions for at a given silicon-insulator interface is: where Coxi = εox/toxi is the gate insulator capacitance per unit area, εox and toxi are the insulator permittivity and thickness, respectively, tSi is the silicon body thickness, VGS is the gate-source voltage, φMS is the gate work function referenced to the silicon body, Vbi is the built-in voltage between the body and the source or drain contacts, and Qi is the total charge sheet density (per unit area of the gate) controlled by the vertical field at the i-interface . The above equation arises from the continuity of the normal component of the displacement vector across interfaces.

i t y Si i MS GS

  • xi

Q y y x t x V C

i

≡ ∂ ∂ = − −

=

) , ( )) , ( ( ϕ ε ϕ φ

slide-12
SLIDE 12

MOS-AK September 2008 B. Iñiguez 12

General Electrostatics

In general, multiple gates with different properties and/or gate biases, require separate boundary conditions. However, for a symmetrical DG MOSFET, we have the following additional boundary condition at the center plane: The same boundary condition (referred to the field in the radial direction) holds at the axis of a cylindrical GAA MOSFET

= ∂ ∂

= y

y ϕ

= ∂ ∂

= r

r ϕ

slide-13
SLIDE 13

MOS-AK September 2008 B. Iñiguez 13

1D models

The first step to develop a compact model is to consider a well behaved device, with good electrostatic control by the vertical field (from the gate) and where the derivative of the lateral field in the direction of the channel length can be neglected compared to the derivative of the vertical field in the direction perpendicular to the channel. This is the gradual channel approximation, and simplifies the electrostatic analysis. This leads to neglect the short-channel effects In thin-film SOI MOSFETs, we expect that a long-channel device model can be applied to significantly shorter channels than in standard MOSFETs We also have considered an n-channel device, with acceptor doping or with no

  • doping. The hole concentration can be neglected in the normal operation regime.
  • Of course, our analysis can easily be extended to p-channel devices
slide-14
SLIDE 14

MOS-AK September 2008 B. Iñiguez 14

1D models: doped SOI MOSFET

In a doped thin-film SOI MOSFET: The surface electric field can be written in terms of the mobile charge density (in absolute value) per unit area at each interface, Q, and the depletion charge density per unit area (in absolute value) QDep=qNAtSi (tSi being the Si film thickness) whatever x:

( ) ( ) [ ]

( ) [ ]

        + = + =

− ) ( , 2 2 2

, ,

x V y x kT q A i A Si A Si

e N n N q y x n N q dy y x d

φ

ε ε φ

( )

Si Dep S

Q x Q x E ε 2 ) ( + =

slide-15
SLIDE 15

MOS-AK September 2008 B. Iñiguez 15

1D models: FD SOI MOSFET

  • This 1D Poisson’s solution cannot be solved analytically
  • In Single-Gate FD SOI MOSFETs an analytical solution, valid for all operating regimes,

is possible with the following assumptions:

  • Back interface in depletion (practical case)
  • Charge sheet approximation (the channel has an infinitesimal thickness compared to the

thickness of the depleted region, i.e., the Si film)

  • Linear relationship between mobile charge density and surface potential
  • The charge sheet approximation may not be valid in Single-Gate UTB SOI MOSFETs, where

the front channel may occupy a non-negligible portion of the Si thickness

( )

        −         + − − − − = ) ( 2 2 x C Q V V C C C Q V V C x Q

s

  • xf

d fbb GB

  • xf

bb

  • xf

d fb GF

  • xf

αϕ

b

  • xb

b

  • xb

bb

C C C C C + =

( )

b

  • xb
  • xf

b

  • xb

C C C C C + + =1 α

Si Si b

t C ε =

slide-16
SLIDE 16

MOS-AK September 2008 B. Iñiguez 16

1D models: FD SOI MOSFET

No need to linearize the charge in FD SOI MOSFETs to obtain a relatively simple model Charge-based and surface-potential based models are equivalent Expressions of total charges can be derived from this linear relationship

  • (

)

        − + − =

  • xf

d s d s DS

C Q Q Q Q q kT L W I α µ 2

2 2

slide-17
SLIDE 17

MOS-AK September 2008 B. Iñiguez 17

Short-Channel Effects

If the doping is high, and the mobile charge can be neglected in the subthreshold regime, a simple solution for the potential can be obtained, which leads to an analytical expression of the threshold voltage that includes the scaling dependences (and therefore the threshold voltage roll-off and DIBL):

  • In planar SOI MOSFETs, this solution is written as a superposition ,where

is the solution of the 1D Poisson’s equation, which includes the doping charge term, and is the solution of the remaining 2D Laplace equation. Additional approximations are needed to solve the 2D Laplace’s equation

) , ( ) ( ) , (

2 1

y x y y x ϕ ϕ ϕ + =

) (

1 y

ϕ ) , (

2

y x ϕ

slide-18
SLIDE 18

MOS-AK September 2008 B. Iñiguez 18

Short-Channel Effects

In FD SOI MOSFETs the 2D Poisson’s equation in subthreshold can by solved by neglecting the mobile charge density, which is much lower than the doped charge density An analytical expression of the threshold voltage, that takes into account the scaling dependencies, the roll-off and the DIBL can be obtained from that solution after using several approximations and a few adjustable parameters (quasi-2D model). The electrostatic short-channel effects are accounted for (in many models) by means of the threshold voltage expression, which is used in the drain current expression derived for long-channel devices Standard FD SOI MOSFET models take into account the short-channel effects using this approach

slide-19
SLIDE 19

MOS-AK September 2008 B. Iñiguez 19

First explicit charge-based compact FD SOI MOSFET model

Developed by B. Iñiguez, D. Flandre et al (1994) It is charge-based and charge conserving Available in IsSpice (Intusoft)

slide-20
SLIDE 20

MOS-AK September 2008 B. Iñiguez 20

Standard Models of FD SOI MOSFETs

BSIMSOI UFSOI HiSIM-SOI

slide-21
SLIDE 21

MOS-AK September 2008 B. Iñiguez 21

BSIMSOI

Developed as an extension of a bulk MOSFET model It extends a strong inversion explicit model by using proper interpolation functions It includes a smooth transition between the PD and the FD regime (Dynamically Depleted SOI MOSFET) Temperature dependence of threshold voltage, mobility, saturation velocity, parasitic resistance, and diode currents Different gate resistance options for RF simulation:

  • Intrinsic input gate resistance, reflected to the gate from the intrinsic channel
  • region. It is bias dependent and a first-order non-quasi static model, for RF and

rapid transientMOSFET operations

Last version: BSIMSOI 4.0: addresses several new issues in modeling sub-0.13 micron CMOS/SOI high-speed and RF circuit simulation.

slide-22
SLIDE 22

MOS-AK September 2008 B. Iñiguez 22

BSIMSOI

  • Improvements of BSIM 4.0:
  • Asymmetric current/capacitance model S/D diode and asymmetric S/D resistance;
  • Improved GIDL model with BSIM4 GIDL compatibility
  • Noise model Improvements;
  • Improved width/length dependence on flicker noise
  • SPICE2 thermal noise model is introduced as TNOIMOD=2 with parameter NTNOI that adjusts the

magnitude of the noise density

  • Body contact resistance induced thermal noise
  • Thermal noise induced by the body resistance network
  • Shot noises induced by Ibs and Ibd separated
  • A two resistance body resistance network introduced for RF simulation;
  • Threshold voltage model enhancement;
  • Long channel DIBL effect model added
  • Channel-length dependence of body effect improved
  • Drain induced threshold shift(DITS) model introduced in output conductance;
  • Improved model accuracy in moderate inversion region with BSIM4 compatible Vgsteff;
slide-23
SLIDE 23

MOS-AK September 2008 B. Iñiguez 23

FD/SOI UFSOI

  • The University of Florida developed one model for PD SOI MOSFETs (UFPDB)

and one model for FD SOI MOSFETS (FD/SOI UFSOI)

  • It is charge-based, and considers 5 terminals
  • It is strongly physically-based, and needs iterations
  • The model accounts for the charge coupling between the front and back gates
  • It includes a two-dimensional analysis of the electrostatic potential in the SOI film

and underlying BOX for subthreshold-region operation.

  • The model assumes that the film is strongly FD, except in and near the

accumulation region where it accounts for the majority-carrier charge, and hence dynamic floating-body effects.

Two dimensional analysis for weak-inversion current Spline interpolations of current and charge across a physically defined, bias-dependent moderate-inversion region linking the weak- and strong- inversion formalisms

slide-24
SLIDE 24

MOS-AK September 2008 B. Iñiguez 24

FD/SOI UFSOI

Temperature dependence is also implemented, without the need for any additional parameters Physics-based noise modeling for AC simulation, which accounts for thermal noise from the channel and parasitic series rresistances, shot noise at the source and drain junctions, and flicker noise in the channel. The temperature-dependence modeling is the basis for a self-heating

  • ption, which uses special iterate control for the local device temperature

node. Because of the process basis of the models, parameter evaluation can be based in part on device structure Option for a strained Si/SiGe channel.

slide-25
SLIDE 25

MOS-AK September 2008 B. Iñiguez 25

HiSIM SOI

Based on a complete surface-potential description. The surface potential in the MOSFET channel, and the potentials at both surfaces of the buried oxide This allows to include all relevant device features of the SOI-MOSFET An additional parasitic electric field, induced by the surface-potential distribution at the buried oxide, has to be included for accurate modeling

  • f the short-channel effects.

It seems to have better convergence properties than BSIMSOI and UFSOI It includes a 1/f noise model

slide-26
SLIDE 26

MOS-AK September 2008 B. Iñiguez 26

AM SOI MOSFET modelling

  • In thin-film SOI CMOS circuits, nMOS devices are FD SOI MOSFETs, but

pMOS devices can be AM SOI MOSFETs

  • Different operating regimes have to be considered in AM SOI MOSFETs:

subthreshold (full depletion), above threshold conduction in the quasi- neutral region, and surface accumulation

slide-27
SLIDE 27

MOS-AK September 2008 B. Iñiguez 27

AM SOI MOSFET modelling

slide-28
SLIDE 28

MOS-AK September 2008 B. Iñiguez 28

AM SOI MOSFET modelling

  • The first compact models for AM SOI MOSFETs were developed by K. W. Su and J.
  • B. Kuo (DC model, 1997) and B. Iñiguez et al (charge-based model, 1999).
  • No model is available in commercial circuit simulators.
  • AM SOI MOS modeling is more complex than FD SOI MOS modeling. A square root

dependent depletion region width, changing along the channel, must be considered, as well as an equation relating the accumulation charge sheet density with the surface potential.

  • J. B. Kuo et al linearized later the square root.
slide-29
SLIDE 29

MOS-AK September 2008 B. Iñiguez 29

AM SOI MOSFET modelling

In very thin AM SOI MOSFETs surface accumulation takes place with full film depletion The resulting model has the same form as a FD SOI MOSFET model

slide-30
SLIDE 30

MOS-AK September 2008 B. Iñiguez 30

Multi-Gate MOSFET modelling

No models currently available in circuit simulators. They face important challenges for nanoscale devices: scaling with volume inversion/accumulation, quantum confinement, hydrodinamic transport Models under development:

BSIM-MG (based on BSIMSOI) UFDG (extension of FD/SOU UFSOI)

Applicable to symmetrical DG, assymmetrical DG MOSFETs, UTB

SOI MOSFETs and FinFETs

It considers quantum confinement self consistently (Compact Poisson-

Schrödinger Solver)

It accounts for velocity overshoot The carrier transport and channel current are modeled as quasi-ballistic

via an accounting for velocity overshoot, derived from the Boltzmann transport equation and its moments, and a QM-based characterization of mobility

slide-31
SLIDE 31

MOS-AK September 2008 B. Iñiguez 31

1D models: doped DG MOSFET

By integrating the Poisson’s equation between the centre (y=0) and the top surface of the film (y=-tsi/2) we get: where is the surface potential and is the potential in the middle of the film. Unfortunately, the potential at the center is unknown and we cannot analytically integrated for the potential. An analytical model is possible with an approximate expression of the difference between the two potentials:

  • The constant value obtained in the subthreshold/depletion region to well above

threshold [Francis 94, Moldovan 07]; this is valid up to well above threshold.

  • An empirical expression that, using adjustable parameters, fits the entire range of
  • peration [Cerdeira 08]

( ) ( )

( ) [ ] ( )

          − + − =

− − −

1 2

2 2 φ φ φ

φ φ ε

s S

kT q x V kT q A i s Si A S

e e N n q kT qN x E

( )

2 / ,

Si S

t x − = φ φ

( )

, x

  • φ

φ =

slide-32
SLIDE 32

MOS-AK September 2008 B. Iñiguez 32

1D models: undoped DG MOSFET

For undoped DG MOSFETs, Poisson’s equation is: By solving Poisson’s equation with the appropriate boundary conditions [Taur 04]:

  • Where β is a constant obtained from the boundary conditions

The following relation is obtained:

  • where φ is the work function difference between the gate

electrode and the intrinsic silicon

                  − =

Si Si i Si

t x kT n q t β ε β 2 cos 2 2 log q 2kT V ψ(r)

2

( )

( )

kT V x q i Si

e n q dx V x d dx x d

⋅ ⋅ = − =

) ( 2 2 2 2

) ( ) (

ψ

ε ψ ψ ( ) ( ) ( ) [ ] ( )

β β ε ε β β ε ϕ tan 2 cos log log 2 2 log 2

2 Si

  • x
  • x

Si i Si Si GS

t t n q kT t kT V V q + − =         − − ∆ −

slide-33
SLIDE 33

MOS-AK September 2008 B. Iñiguez 33

1D models: undoped DG MOSFET

The drain current is obtained as:

  • From Gauss’law
  • The following expression of the drain current is obtained [Taur 04]:
  • Shortcoming: ID cannot be written in a charge-based form

( )

=

DS

V DS

dV V Q L W I µ

( )

β β ε tan 2 2 2 dy dψ ε 2 Q

2 / t y Si

Si

Si Si

t q kT = =

=

( ) ( )

s d

Si

  • x
  • x

Si Si Si

t t q kT t L W

β β

β β ε ε β β β ε         + −         =

2 2 2 2 D

tan 2 tan 2 4 I

slide-34
SLIDE 34

MOS-AK September 2008 B. Iñiguez 34

1D models: undoped DG MOSFET

However, the a unified charge control model can be

  • btained by making a few approximations [Sallese]:

where CSi is the silicon capacitance and Cox is the oxide

capacitance.

  • The same type of charge control model was obtained

in doped DG MOSFETs, with the needed approximations

                        + +             + =         −             + ∆ − q kT C Q C C q kT C Q q kT C Q C C q kT q kT C t qn q kT Vgs

  • x
  • x

Si

  • x
  • x

Si

  • x
  • x

Si i

8 log 8 log 2 log 8 log ) V

  • (

ϕ

slide-35
SLIDE 35

MOS-AK September 2008 B. Iñiguez 35

1D models: undoped DG MOSFET

The drain current is obtained as: From the charge control model: Where Finally we get the expression:

( )

=

DS

V DS

dV V Q L W I µ

        + + − − = 2 2 Q Q dQ Q dQ q kT C dQ dV

  • x

( )

              + +         + − + − =

2 2 2

2 2 log 8 4 2 Q Q Q Q C q kT C Q Q Q Q q kT L W I

s d Si

  • x

d s d s DS

µ

Si

C q kT Q 4

0 =

slide-36
SLIDE 36

MOS-AK September 2008 B. Iñiguez 36

1D models: Cylindrical GAA MOSFET

In a well-behaved cylindrical GAA MOSFET, the electrostatic behaviour

  • f the device is described by the 1D Poisson’s equation in the radial

direction. In an undoped cylindrical n-type SGT-MOSFET Poisson’s equation takes the following form (in cylindrical coordinates): where , ψ(r) the electrostatic potential and V the electron quasi- Fermi potential. Boundary conditions:

Exact solution: B determined from boundary conditions

( )

kT V q

e q kT dr d r dr d

⋅ = +

ψ

δ ψ ψ 1

2 2

Si i

kT n q ε δ /

2

=

s

R r r dr d ψ = = ψ = = ψ ) ( , ) (

        + − + =

2 2 )

Br δ(1 8B q kT V ψ(r) log

slide-37
SLIDE 37

MOS-AK September 2008 B. Iñiguez 37

1D models: Cylindrical GAA MOSFET

From Gauss law: Using ,the charge control model that is obtained is: where The drain current is calculated from: Using we obtain:

) 4 (

R r Si s GS

  • x

dr dψ ε Q ) ψ

  • (V

C

=

= = − ϕ −

2

1 4 BR BR q kT dr dψ

R r

+ − =

=

( )

        + +         + =       − − ϕ −

  • x

2 GS

Q Q Q q kT Q Q q kT C Q δR 8 q kT V

  • V

log log log

q kT R 4ε Q

Si 0 =

=

DS

V DS

Q(V)dV L R 2π

  • I

( )

              + + + − + − µ π =

2 2

log 2 2 2 Q Q Q Q Q q kT C Q Q Q Q q kT L R I

s d

  • x

d s d s ds

        + + + − =

  • x

Q Q dQ Q dQ q kT C dQ dV

slide-38
SLIDE 38

MOS-AK September 2008 B. Iñiguez 38

1D models: DG MOSFET

Transfer characteristics, for VDS=0.05V (a) and for VDS=1V (b) in linear scale and in logarithmic scale Solid line: Atlas simulation; Symbol line: our compact model doping level NA=6.1017 cm-3; silicon thickness tSi=31nm; oxide thickness tox=2nm; channel length L=1µm and width W=1µm.

slide-39
SLIDE 39

MOS-AK September 2008 B. Iñiguez 39

1D models: Cylindrical GAA MOSFET

Output and transfer characteristics obtained from the analytical model (solid lines) compared with numerical simulations from DESSIS-ISE (symbols).

slide-40
SLIDE 40

MOS-AK September 2008 B. Iñiguez 40

1D models: FinFET

( )

        + +         + = − − −

  • x

GS

Q Q Q log q kT Q Q log q kT C Q V V V

In general, in symmetric Multi-Gate MOSFETs

Charge associated to top, lateral and total charge calculated with ATLAS 3-D simulations and with the unified charge control model (FinFET with Wfin=10 nm, Hfin=50 nm)

slide-41
SLIDE 41

MOS-AK September 2008 B. Iñiguez 41

1D models: Independently-Biased DG MOSFET

A similar unified charge control model is obtained assuming the back interface in weak inversion, but without assuming the charge sheet approximation: Where

( )

( )

2 2 1 1 2 2

4 1 1 1 log 1 1 1 1 2 1 2 log log(2 ) log log 1 1 1

Si GS GB fb fb GS GB fb fb

  • x
  • x

C V V v v kT V V V v v kT q C q kT kT Q kT Q kT Q a q q C q Q q Q α α α α α α α α α         − + −     + − − − − ⋅ −   + + + +               −   − + = + + +       + +      

Si Si

  • x

C C C α = +

  • x

Si Si

C t ε =

( )

2 1

4

Si GS fb fb

Q C V v v = + −

Si

  • x
  • x

D

t a L ε ε =

2 Si D i

kT L q n ε =

slide-42
SLIDE 42

MOS-AK September 2008 B. Iñiguez 42

1D models: Independently-Biased DG MOSFET

0.5 1 1.5 2 1 2 3 4 x 10

  • 4

IDS [A] VGS [V]

(a) (b)

0.5 1 1.5 2 10

  • 14

10

  • 12

10

  • 10

10

  • 8

10

  • 6

10

  • 4

10

  • 2

IDS [A] VGS [V]

(a) (b)

channel length L=1µm, width W=1 µm, silicon oxide thickness tox=2 nm and silicon film thickness tSi=31 nm .

slide-43
SLIDE 43

MOS-AK September 2008 B. Iñiguez 43

2D models Multi-Gate MOSFETs

If the doping is high, and the mobile charge can be neglected in the subthreshold regime, a simple solution for the potential can be obtained, which leads to an analytical expression of the threshold voltage that includes the scaling dependences (and therefore the threshold voltage roll-off and DIBL):

  • In DG SOI MOSFETs, this solution is written as a superposition ,where is

the solution of the 1D Poisson’s equation, which includes the doping charge term, and is the solution of the remaining 2D Laplace equation. In GAA MOSFETs, the solution is written as: Additional approximations are needed to solve the 2D Laplace’s equation

) , ( ) ( ) , (

2 1

y x y y x ϕ ϕ ϕ + =

) (

1 y

ϕ ) , (

2

y x ϕ ) , ( ) ( ) , (

2 1

r x r r x ϕ ϕ ϕ + =

slide-44
SLIDE 44

MOS-AK September 2008 B. Iñiguez 44

2D models

  • An analytical expression of the threshold voltage, that takes into account the scaling

dependencies, the roll-off and the DIBL can be obtained from that solution after using several approximations and a few adjustable parameters (quasi-2D model). The electrostatic short-channel effects are accounted for (in many models) by means of the threshold voltage expression, which is used in the drain current expression

  • More rigorous solutions (fully 2D or 3D models, or “predictive models”):
  • Truncation of series of hyperbolic functions (DG MOSFETs, FinFETs), or Bessel

functions (GAA MOSFETs)

  • Conformal mapping
slide-45
SLIDE 45

MOS-AK September 2008 B. Iñiguez 45

2D models (series truncation method): DG MOSFET

Subthreshold swing for DG MOSFET with tox=2nm. VDS=10 mV.

) 10 ln( 1 ⋅ − =

gs t

S V Swing

[ ] ∫

=

min

/ ,

2

t V y x i inv

dy e n Q

T

φ

The threshold voltage is defined as the value of the gate voltage to obtain a certain value of the mobile sheet charge density at the position of the potential minimum (virtual cathode)

        −         ⋅ ⋅ − + = ds S t i n TH Q T V gs S ms TH V

  • 2

ln 1 1 φ

        ⋅ + =

  • t

i n TH Q T V ms TH V 2 ln φ

For Long Channel DG MOSFET

Subthreshold Swing Threshold Voltage Model

slide-46
SLIDE 46

MOS-AK September 2008 B. Iñiguez 46

2D models (series truncation method): DG MOSFET

ds S gs S t i n TH Q T V TH V

        − −         ⋅ = ∆ 1 1 1 2 ln

                  − − − −         − − −         ⋅ = gso S S gso S S gs S gso S t i n TH Q T V DIBL

ds dso

  • 1

1 1 1 1 1 2 ln

Threshold Voltage Roll-off, and DIBL Models

Sgso and Sdso are the values of Sgs and Sds at low VDS

slide-47
SLIDE 47

MOS-AK September 2008 B. Iñiguez 47

2D/3D models (conformal mapping technique)

Schematic view of the DG MOSFET cross-section (a). The extended body maps into the upper half-plane of the (u, iv) plane (b), where the u-axis, the iv-axis, and the bold semicircle with radius 1/√k represent the boundary, the G-G and the S-D symmetry axis, respectively. The four corners of the boundary are located at u = ±1 and ±1/k.

slide-48
SLIDE 48

MOS-AK September 2008 B. Iñiguez 48

2D/3D models (conformal mapping technique)

2D/3D potential model in subthreshold derived using conformal mapping 1D potential model well above threshold (kernel model) 4th order polynomial expression of the potential in the transition regime, imposing continuity everywhere

slide-49
SLIDE 49

MOS-AK September 2008 B. Iñiguez 49

2D models: Analysis of the saturated region in DG MOSFETs

x y ∆L S D G G L tsi GCA region Saturation region

slide-50
SLIDE 50

MOS-AK September 2008 B. Iñiguez 50

2D models: Analysis of the saturated region in DG MOSFETs Poisson’s equation is solved in the saturated region:

we chose a power law as an approximation for the potential profile along y

( )

si e 2 2 2 2

, q

  • ε

φ φ y x n y x − = ∂ ∂ + ∂ ∂

( ) ( ) ( )

n

y x c y x b a y x + + = , φ

2 /

=

=tsi y

dy dφ

  • x

gs S

  • x

y si

t V dy d ϕ φ ε φ ε ∆ + − =

=0

slide-51
SLIDE 51

MOS-AK September 2008 B. Iñiguez 51

2D models: Analysis of the saturated region in DG MOSFETs

( )

n n si

  • x

FB gs S si

  • x
  • x

FB gs S si

  • x

S

y t t n V V y t V V y x

1

2 ,

        ⋅ + − − + − + = φ ε ε φ ε ε φ φ

for

2

si

t y ≤

( ) ( ) ( )

n si n si

  • x

gs S si

  • x

si

  • x

gs S si

  • x

S

y t t t n V y t t V y x −         ⋅ ∆ + − − − ∆ + − + =

−1

2 , ϕ φ ε ε ϕ φ ε ε φ φ

for

2

si

t y >

  • x

FB gs S si

  • x

si m tsi

t V V Q dy x + − + − = ∂ ∂

φ ε ε ε φ 2

2 2

Integrating:

Qm is considered constant in the saturated region

2 2 2

= − ∂ ∂ λ ϕ ϕ x

  • x

m gs S

C Q V 2 − ∆ + − = ϕ φ ϕ

( ) ( )

1 1 2 1 2 1 2 1 2 1 8 2

2

+ − + =         + − + = n n r t n n t t t

si si

  • x

si

  • x

si

ε ε λ

We have to solve in the x-direction:

slide-52
SLIDE 52

MOS-AK September 2008 B. Iñiguez 52

2D models: Analysis of the saturated region in DG MOSFETs

( )

( )

sat b deff S

V L x ϕ φ φ ϕ ϕ = + = = ∆ − = µ ϕ

sat L x

v k dx d =

∆ − =

Boundary conditions:

∆L, vsat, Vdeff being respectively the length of the saturation region, the saturation velocity, and the effective drain-source voltage. φb is the surface potential at the source and at threshold condition k=2 for nMOSFETs. k=1 for pMOSFETs

We obtain the following solution:

      + ∆ +       + ∆ = λ λ µ λ ϕ ϕ x L v k x L x

sat sat

sinh cosh ) (

slide-53
SLIDE 53

MOS-AK September 2008 B. Iñiguez 53

2D models: Analysis of the saturated region in DG MOSFETs

∆L is then obtained from

( ) ( )

b ds S d

V x φ φ ϕ ϕ ϕ + = = = =

                +         + − + = ∆ λ µ ϕ λ µ ϕ ϕ ϕ λ

sat sat sat sat d d

v k v k L

2 2 2

ln

  • x

m

  • x

m s deff

  • x

m t gs deff sat

C Q C Q Q V C Q V V V 2 4 2 − + + ≈ − + − = ϕ

  • x

m

  • x

m s ds

  • x

m t gs ds d

C Q C Q Q V C Q V V V 2 4 2 − + + ≈ − + − = ϕ

slide-54
SLIDE 54

MOS-AK September 2008 B. Iñiguez 54

2D models: Analysis of the saturated region in DG MOSFETs

1 2 10 20 30 40

(a)

L=50nm tox=2nm tsi=15nm tsi=30nm

Vgs-Vt

∆L (nm)

Vds (V)

Vgs-Vt=0.25 and 0.5V. L = 50nm

0.0 0.5 1.0 1.5 2.0 10

  • 5

10

  • 4

10

  • 3

10

  • 2

10

  • 1

(c) Vg

Symbols = Silvaco Lines = Model Vg = 0.4V, 0.75V, 1V, 1.5V

Gd (A.V

  • 1 )

Vds (V)

Comparison of the model with Silvaco simulations, for a DG-MOSFET with tox=2nm, tsi=15nm and L=50nm.

slide-55
SLIDE 55

MOS-AK September 2008 B. Iñiguez 55

3D models:FinFET

This modelling technique can be extended to FinFETs, considering that the electrostatic potential solution will be the sum of several components:

Where φ2D(y,z) is the 2D potential and related to 1D potential as With boundary conditions VGS1 is the potential applied on both left/right and top gate and VGS2 is the

potential applied on the bottom gate

) , , ( ) , ( ) , , (

3 2

z y x z y z y x

D D

φ φ φ + =

2 1 1 2

) ( ) ( ) ( ) , ( z y z y y z y

  • D

D

⋅ + ⋅ + = α α φ φ

[ ]

) , ( ) , (

2 2 1 1 h z D Si

  • D

ms GS

  • x

z z y h z y V C

=

∂ ∂ − = = − − ⋅ φ ε φ φ

[ ]

) , ( ) , (

2 2 2 2 h z D Si

  • D

ms GS

  • x

z z y h z y V C

=

∂ ∂ = − = − − ⋅ φ ε φ φ

slide-56
SLIDE 56

MOS-AK September 2008 B. Iñiguez 56

3D models:FinFET

φ1D(y) is the 1D potential solution: With boundary conditions: An analytical expression is found for φ1D(y)

t

V y i si

e n q y y

/ ) ( 2 2

) (

φ

ε φ = ∂ ∂ ) (

1

= ∂ ∂

= y D

y y φ

[ ]

  • t

y si

  • D

ms GS

  • xo

y t y V C

=

∂ ∂ ⋅ − = = − − ⋅

1 1

) ( φ ε φ φ

slide-57
SLIDE 57

MOS-AK September 2008 B. Iñiguez 57

3D models:FinFET

The 3D potential component is the solution of the remaining 3D Laplace’s equation with boundary conditions An analytical expression is found for φ3D The approximations used to obtain the analytical solution were to consider that:

  • φF is constant along the channel (which is valid in subthreshold) and equal

to its value at the source end of the channel

the short-channel effects are not very severe, so that φ1D is the dominant

potential contribution for the electron charge density

[ ]

) , , ( ) , , (

3 3 1 h z D Si

  • D
  • x

z z y x h z y x C

=

∂ ∂ − = = − ⋅ φ ε φ

[ ]

) , , ( ) , (

3 2 2 h z D Si

  • D
  • x

z z y x h z y C

=

∂ ∂ = − = − ⋅ φ ε φ

) , ( ) , , (

2 3

z y V z y

D bi D

φ φ − = ) , ( ) , , (

2 3

z y V V z y L

D bi DS D

φ φ − + =

slide-58
SLIDE 58

MOS-AK September 2008 B. Iñiguez 58

3D models:FinFET

  • Using our analytical model for the electrostatic potential, we obtain an

analytical expression of the location of the virtual cathode (the point along the channel where the potential is minimum, and therefore, of the minimum value φmin

  • The position of the virtual cathode will be instrumental to derive the

subthreshold swing and threshold voltage expressions.

  • Subthreshold swing and threshold voltage models can be developed by taking the values
  • f the integrands at the conduction path (yc,zc)
slide-59
SLIDE 59

MOS-AK September 2008 B. Iñiguez 59

3D models:FinFET

Good agreement with ·3D numerical simulations (DESSIS-ISE) and experimental measurement (devices fabricated by IMEC, Belgium, and measured at UCL, Belgium)

slide-60
SLIDE 60

MOS-AK September 2008 B. Iñiguez 60

3D models:FinFET

Threshold voltage roll off and DIBL

slide-61
SLIDE 61

MOS-AK September 2008 B. Iñiguez 61

Quantum effects

If the silicon layer in the DG and GAA MOSFETs is thinner than 10 nm, quantum confinement cannot be ignored, and Poisson’s equation should be solved self-consistently with Schrödinger’s equation. For this case, an analytical solution is not possible without making assumptions

  • f either the shape of the potential distribution or of the electron distribution.
slide-62
SLIDE 62

MOS-AK September 2008 B. Iñiguez 62

Quantum effects

  • The classical compact model can be extended to include quantum effects by using an

effective oxide capacitance that takes into account the position of the inversion centroid, which is a function of the inversion charge:

*

1

  • x
  • x

I

  • x

si

C C y C ε = + 1 1 1 ·

n I I si I I

N y a b t y N   = +   +  

  • 0.5

0.5 1 1.5 2 0.01 0.02 0.03 0.04 Gate Voltage V

gs (V)

Inversion Charge Q (F/m

2)

tsi =5 nm N

A=1017 cm-3 Numerical Quantum Numerical Classical Infinite Quantum Well Quantum Compact Model Classical Compact Model Expression (18)

  • 0.5

0.5 1 1.5 2 0.01 0.02 0.03 0.04 0.05 Gate Voltage V

gs (V)

Inversion Charge Q (F/m

2)

tsi =10 nm N

A=1017 cm-3 Numerical Quantum Numerical Classical Infinite Quantum Well Quantum Compact Model Classical Compact Model Expression (18)

slide-63
SLIDE 63

MOS-AK September 2008 B. Iñiguez 63

Quantum effects

  • This modeling of the quantum confinent has been extended to FinFETs
  • Total charge sheet density numerically calculated ( classic and o quantum) and the

charge control model (solid-line) for a FinFET with (Wfin=10 nm, Hfin=30 nm, tox=1.5 nm, tbox=50 nm).

0.5 1 1.5 2 2.5 2 4 6 x 10

  • 9

Vg (V) Q (C/m

2)

0.5 1 1.5 2 2.5 10

  • 20

10

  • 15

10

  • 10

10

  • 5

Vg (V) Q (C/m

2)

∇ ∇

slide-64
SLIDE 64

MOS-AK September 2008 B. Iñiguez 64

Hydrodynamic model

In extremely short channel DG MOSFET the channel is quasi-ballistic, thus an important overshoot velocity is expected Using a simplified energy-balance model, the electron mobility is a function of the electron temperature related to the average energy of the carriers.

( ) 2

e e x w

dT T T q E x dx k λ − + = −

w sat w

v τ λ 2 ≈

τw: energy relaxation time

( ) ( ) ( ) 2 2

w

y x e w

q q T x T V x V e d k k

ξ λ

ξ ξ λ

= + −

Using Ex(x)=-dV(x)/dx

slide-65
SLIDE 65

MOS-AK September 2008 B. Iñiguez 65

Hydrodynamic model

In contrast with classical drift-diffusion models, the saturated velocity in the saturation region due to non-stationary effects can achieve several times the stationary saturation velocity, vsat. This phenomenon is known as velocity overshoot. In linear region, the carrier velocity can be obtained from the mobility:

( ) ( ) ( ) ( ) 1 ( ( ) )

n n x x e

v x x E x E x T x T µ µ α = = + −

2

n w sat

k q v µ α λ =

( )

, ( ) ( ) ( )

( ) 1 1

si eff

n si eff ph bulk ph bulk ph t sr

U t E U UO µ µ θ µ µ µ =   + − +       4

dep eff Si

Q Q E ε + ≈

slide-66
SLIDE 66

MOS-AK September 2008 B. Iñiguez 66

Hydrodynamic model

Using the charge control models previously presented and the velocity expression given above, the drain current in the linear channel region can be

  • btained:

As a first approximation, in the linear region we can suppose that the lateral field is linear from a small value at the source end to the saturation field at x=Le (Ex=Esat·x/Le).

( ) ( )

( ) ( ) 1 ( ( ) ) 1 ( ( ) )

Dsat Dsat e e

V V n eff DS L L e e

W Q V dV W Q V dV I T x T dx T x T dx µ µ α α = = + − + −

∫ ∫ ∫ ∫

( , ) ( , ) 1 ( ) 2

e e w

eff gs DSS eff gs DSS DS L L e n DSS e

W f V V f V V W I L V q L V e d k

ξ λ

µ µ γ α ξ ξ

= = + +

( )

e w e sat eff n

L L v λ µ γ 2 1 1 + =

VDSS: effective drain-source voltage

slide-67
SLIDE 67

MOS-AK September 2008 B. Iñiguez 67

Hydrodynamic model

Drain Current (mA/µm)

Temperature Model: Quantum Classical

0.5 1 1.5 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 Drain Voltage (V) Drain Current (mA/µm) 0.5 1 1.5 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 Drain Voltage (V)

Drift-Diffusion: Quantum Classical

A comparison of drain current for FinFET (Wfin=10 nm, Hfin=30 nm, tox=1.5 nm, tbox=50 nm)), L=100 nm, for classical charge control (•) and quantum charge (-) using a) Temperature model b) Drift-Diffusion model. The gate voltages are Vgs-VTH=0.5, 0.75, 1 and 1.25 V.

slide-68
SLIDE 68

MOS-AK September 2008 B. Iñiguez 68

Charge modelling

The total channel charge is obtained by integrating the mobile charge density

  • ver the channel length.

In doped DG MOSFETs, using the charge control model above explained: The total gate charge is: QG=-QTot-Qox+WLQDep, where Qox is the total oxide fixed charge at both front and back interfaces.

( )

∫ ∫

− = − =

L V DS Tot

DS

dV Q I W Qdx W Q

2 2

2 2 µ

( )

        + + + − =

d s

Q Q Dep

  • x

DS Tot

dQ Q Q Q q kT Q q kT C Q I W Q

2 2 2

2 µ

( )

[ ]

d s

Q Q Dep Dep Dep

  • x

DS Tot

Q Q Q Q Q Q q kT Q q kT C Q I w Q                 + + + − + + − = log 2 2 3 2

2 2 2 3 2

µ

slide-69
SLIDE 69

MOS-AK September 2008 B. Iñiguez 69

Charge modelling

The total drain and source charges are obtained as: The transcapacitances are necessary to develop the small-signal model. They are obtained by differentiating the total charges with respect to the applied voltages. There are 6 transcapacitances. 4 of them are independent.

( ) ( )

dQ Q Q Q q kT C Q Q Q Q Q Q Q q kT C Q Q Q LI w Qdx L x W Q

Dep

  • x

Q Q Dep s Dep Dep s

  • x

s DS L D

d s

                + + + ⋅ ⋅                         + + − − +         − = − =

∫ ∫

1 1 1 log 2 2 2 2

2 2 2 2 2 3

µ

D Tot S

Q Q Q − =

slide-70
SLIDE 70

MOS-AK September 2008 B. Iñiguez 70

Charge modelling

In independently-biased DG MOSFETs we should consider a front gate charge and a back gate charge

2 1 1

G F GS

Q W Q V L α α α = + ⋅ + +

2 2 2

2 (1 ) 2

d s

Q Tot DS

  • x

Q

Q kT Q Q W Q dQ I C q Q Q µ α     = − + +       + +    

( )

2 2 3 2 2 2

2 1 2 log ( ) 2 (1 ) 2 2 1 1 2 (1 ) 2

d s

Q L s D s DS

  • x

s Q

  • x

Q Q Q Q x W kT Q W Qdx Q Q Q Q L L I C q Q Q kT dQ C q Q Q Q µ α α         − + = = − + − − ⋅             + +             ⋅ + +       + +    

∫ ∫

slide-71
SLIDE 71

MOS-AK September 2008 B. Iñiguez 71

Charge modelling

The intrinsic capacitances, Cgd and Cgs, are obtained as: where i=d,s The non-reciprocal capacitances Cdg and Csg are obtained as: The capacitances Csd and Cds are computed as follows

dVi dQ C

G gi

− =

  • =

ig

C

G i

dV dQ

S D ds

dV dQ C − =

D S sd

dV dQ C − =

slide-72
SLIDE 72

MOS-AK September 2008 B. Iñiguez 72

Charge modelling

  • Normalized gate to drain capacitance (a,

b) and gate to source capacitance (c, d) with respect to the gate voltage, for VDS=1V (a, d) and VDS=0.05V (b,c). Solid line: Atlas simulations; Symbol line: our

  • model. Doped DG MOSFET with NA=6·1017 cm-3

Normalized drain to gate capacitance (a, c) and source to gate capacitance (b, d) with respect to the gate voltage, for VDS=1V (a, b) and VDS=0.05V (c,d). Solid line: Atlas simulations; Symbol line: our model. Doped DG MOSFET with NA=6·1017 cm-3

slide-73
SLIDE 73

MOS-AK September 2008 B. Iñiguez 73

Charge modelling

In undoped cylindrical GAA MOSFETs:

  • (

)

∫ ∫

− = − =

L V DS Tot

DS

dV Q I R Qdx R Q

2 2

2 2 µ π π

( )

        + + + − =

d s

Q Q

  • x

DS Tot

dQ Q Q Q q kT Q q kT C Q I R Q

2 2 2

2 µ π

( ) ( )

dQ Q Q Q q kT C Q Q Q Q Q Q Q q kT C Q Q Q I L R Qdx L x R Q

  • x

Q Q s s

  • x

s DS L D

d s

                + + + ⋅ ⋅                       + + − − +         − = − =

∫ ∫

2 2 2 2 2 3

1 1 1 log 2 2 ) ( 2 2 µ π π

( ) [ ]

d s

Q Q

  • x

DS Tot

Q Q Q Q Q Q q kT Q q kT C Q I R Q                 + + + − + + − =

2 2 2 3 2

log 2 2 3 2 µ π

slide-74
SLIDE 74

MOS-AK September 2008 B. Iñiguez 74

  • Charge modelling

Normalized drain to gate capacitance (a, c) and source to gate capacitance (b, d) with respect to the gate voltage, for VDS=1V (a, b) and VDS=0.1V (c, d). Solid line: DESSIS-ISE simulations; Symbol line: analytical model Normalized drain to source capacitance (c,d) and source to drain capacitance (a, b) with respect to the gate voltage, for VDS=1V (a, d) and VDS=0.1V (b, c). Solid line: DESSIS-ISE simulations; Symbol line: analytical model

slide-75
SLIDE 75

MOS-AK September 2008 B. Iñiguez 75

Charge modelling

In undoped DG MOSFETs:

− = − =

L V DS Tot

DS

dV Q I W Qdx W Q

2 2

µ

        + + + − =

d s

Q Q

  • x

DS Tot

dQ Q Q Q q kT Q q kT C Q I W Q

2 2 2

2 2 µ

( )

dQ Q Q Q q kT C Q Q Q Q Q Q Q q kT C Q Q Q I L W Qdx L x W Q

  • x

Q Q s s

  • x

s DS L D

d s

                + + + ⋅ ⋅                       + + − − +         − − = − =

∫ ∫

2 2 2 2 2 3

2 1 1 2 1 2 2 log 2 2 4 ) ( µ

[ ]

d s

Q Q

  • x

DS Tot

Q Q Q Q Q Q q kT Q q kT C Q I W Q                 + + + − + + − =

2 2 2 3 2

2 log 2 4 2 2 6 µ

slide-76
SLIDE 76

MOS-AK September 2008 B. Iñiguez 76

  • Charge modelling

Normalized gate to drain capacitance (a, b) and gate to source capacitance (c, d) with respect to the gate voltage, for VDS=0.05V (b,c) and VDS=1V (a,d). Solid line: DESSIS-ISE simulations; Symbol line: analytical model Normalized drain to gate capacitance (a, c) and source to gate capacitance (b, d) with respect to the gate voltage, for VDS=1V (a, b) and VDS=0.05V (c, d). Solid line: DESSIS-ISE simulations; Symbol line: analytical model

  • 0.5

0.5 1 1.5 2 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5

CDG,CSG Normalized Capacitances VGS [V]

(a) (d) (c) (b)

slide-77
SLIDE 77

MOS-AK September 2008 B. Iñiguez 77

  • Charge modelling: Independently Biased

DG MOSFET

0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 0.1 0.2 0.3 0.4 0.5 0.6 0.7

Normalized Capacitances C

GD,CGS

VGS [V]

0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 0.1 0.2 0.3 0.4 0.5 0.6 0.7

Normalized Capacitances C

GD,CGS

VGS [V]

(c) (b) (a) (d)

0.5 1 1.5 2

  • 0.1

0.1 0.2 0.3 0.4 0.5 0.6

Normalized Capacitances C

DG,CSG

VGS [V]

(a) (d) (c) (b)

Normalized gate-to-drain capacitance (a, b) and gate-to-source capacitance (c, d) with respect to the gate voltage, for VDS=0.05V (b,c) and VDS=1V (a,d); tsi=31nm. Solid line: analytical model; Symbol line: DESSIS-ISE simulation Normalized drain-to-gate capacitance (a, c) and source-to-gate capacitance (b, d) with respect to the gate voltage, for VDS=1V (a, b) and VDS=0.05V (c, d); tsi=31nm Solid line: analytical model; Symbol line: DESSIS-ISE simulation

slide-78
SLIDE 78

MOS-AK September 2008 B. Iñiguez 78

Capacitance modelling: quantum effects

0.5 1 1.5 2 2.5 0.5 1 1.5 2 2.5 3 x 10

  • 9

Vg (V) C (F/m2)

Gate-to-Channel numerically calculated ( classic and o quantum) and the charge control model (solid-line) for a FinFET with (Wfin=10 nm, Hfin=30 nm, tox=1.5 nm, tbox=50 nm).

slide-79
SLIDE 79

MOS-AK September 2008 B. Iñiguez 79

High frequency and noise modelling

The active line approach, used to extend the model to high frequency operation, is based on splitting the channel into a number of elementary sections Our quasi-static small-signal equivalent circuit, to which we add additional microscopic diffusion and gate shot noise sources, is applied to each section Our charge control model allows to obtain analytical expressions of the local small-signal parameters in each segment

y y+∆y

Cgc

gg ing gc gmVgc in Vg y y+∆y

Cgc

gg ing gc gmVgc in Vg

Cpg Lg Cgs Cgd Ri gm τ Rs Rd Ld Cpd Cds Rds Rs Ls

G D

INTRINSIC S id CORRELATED NOISE SOURCES ig

slide-80
SLIDE 80

MOS-AK September 2008 B. Iñiguez 80

High frequency and noise modelling

In order to model noise using this technique, several approaches have been considered:

The contribution to noise of the length where carriers travel at

the saturation velocity must not neglected.

A Diffusion Coefficient is used to define the microscopic noise

current sources, in order to consider the short channel effect. The expression of the diffusion coefficient is valid from low to high fields

Mobility reduction should be considered along the channel.

slide-81
SLIDE 81

MOS-AK September 2008 B. Iñiguez 81

High frequency and noise modelling

The active transmission line is analysed using the nodal admittance method Once the intrinsic admittance matrix, Yi, and admittance correlation matrix, CYi, are

  • btained, extrinsic elements are included

Thermal noise is considered for access resistances Gate tunnelling current, and its associated shot noise source are added Using the model, we calculate the S-parameters and the usual noise parameters: Fmin, Rn (equivalent noise resistance) and Gopt (optimum reflection coefficient)

slide-82
SLIDE 82

MOS-AK September 2008 B. Iñiguez 82

High frequency and noise modelling

100 200 300 400 10

1

10

2

10

3

Gate Length (nm) fT (GHz) GAA Vgs-VTH=0.5V DG Vgs-VTH=0.5V DG Vgs-VTH=0.7V SG Vgs-VTH=0.5V 100 200 300 400 10

1

10

2

10

3

Gate Length (nm) fmax (GHz)

GAA 1 finger GAA 10 fingers DG 1 finger DG 10 fingers SG 1 finger SG 10 fingers

slide-83
SLIDE 83

MOS-AK September 2008 B. Iñiguez 83

High frequency and noise modelling

50 100 150 200 10

1

10

2

10

3

Gate Length(nm) fT(GHz) Classical Drift-Diffusion Classical Temperature Model Quantum Drift-Diffusion Quantum Temperature Model

FinFET (Wfin=10 nm, Hfin=30 nm, tox=1.5 nm, tbox=50 nm, Vds=1 V, Vgs-VTH=0.5V).

50 100 150 200 10

1

10

2

10

3

Gate Length(nm) fmax(GHz) Classical Drift-Diffusion Classical Temperature Model Quantum Drift-Diffusion Quantum Temperature Model

slide-84
SLIDE 84

MOS-AK September 2008 B. Iñiguez 84

High frequency and noise modelling

20 40 60 80 100 120 140 160 0.5 1 1.5 2 2.5 3

Gate Length(nm) Fmin(dB) Extrinsic Noise Figure

Classical Drift-Diffusion Classical Temperature Model Quantum Drift-Diffusion Quantum Temperature Model

FinFET (Wfin=10 nm, Hfin=30 nm, tox=1.5 nm, tbox=50 nm, 100 fingers, Vgs-VTH=0.5V, Vds=1V)

20 40 60 80 100 1 2 3 4 5 6 7 Frequency (GHz) Fmin (dB) Classical Drift-Diffusion Classical Temperature Model Quantum Drift-Diffusion Quantum Temperature Model

Extrinsic Intrinsic

slide-85
SLIDE 85

MOS-AK September 2008 B. Iñiguez 85

Conclusions

  • We have discussed techniques to develop compact models in Thin-Film SOI MOSFETs

(FD SOI MOSFDETs, AM SOI MOSFETs, DG MOSFETs, GAA MOSFETs, FinFETs)

  • Very few models are currently available for FD SOI MOSFETs in circuit simulators
  • No models available for AM SOI MOSFETs
  • Compact models for Multi-Gate MOSFETs are still under development
  • They face important challenges for nanoscale devices: scaling with volume

inversion/accumulation, quantum confinement, hydrodinamic transport

  • These effects, although considered by UFDG, are hard to take into account in a full

compact analytical way

slide-86
SLIDE 86

MOS-AK September 2008 B. Iñiguez 86

Conclusions

We have also reviewed our approaches:

A core model, developed from a unified charge control model obtained from the 1D

Poisson’s equation (using some approximations in the case of DG MOSFETs)

2D or 3D scalable models of the short-channel effects (threshold voltage roll-off, DIBL,

subthreshold swing degradation and channel length modulation), developed by solving the 2D or 3D Poisson’s equation using appropriate techniques

  • Quantum effects have been including by using an effective oxide thickness which

accounts for the position of the inversion centroid

  • The active transmission line approach extends the models to the high frequency and

noise analysis