yong bin kim professor and director of high performance
play

Yong-Bin Kim Professor and Director of High Performance VLSI design - PowerPoint PPT Presentation

Yong-Bin Kim Professor and Director of High Performance VLSI design Lab Department of Electrical and Computer Engineering Northeastern University Boston, MA ybk@ece.neu.edu, 617-373-2919 1 Prof. Yong-Bin Kim (ECE Dept) Prof. Kim s


  1. Yong-Bin Kim Professor and Director of High Performance VLSI design Lab Department of Electrical and Computer Engineering Northeastern University Boston, MA ybk@ece.neu.edu, 617-373-2919 1

  2. Prof. Yong-Bin Kim (ECE Dept) Prof. Kim ’ s Background • ETRI: VTR Analog Color Processor Chip, PCM Codec/Filter Chip • Intel: Mixed Mode ASIC Design, Pentium Pro CPU FDIV/MUL Design • HP: PA RISC CPU O-O-O Control Block Full Custom Design • Sun Micro Systems: 1.5 GHz Ultra Sparc CPU Design Methodology Development 2

  3. HPVLSI Lab. at ECE Dept. – 17 PH.D amd 30+ MS Students Graduated – Currently 4 PH.D and 3 Master Students working on Low Power Integrated Circuit Design, Nanoscale Integrated Circuit Design Techniques and Methodology – Full Spectrum of CAD Tools including Cadence, Hspice, Synopsys, Covering the Complete Phase & VLSI Design. 3 3 3

  4. Project Summaries Current Project Summary • Semi-Self Calibration of High Speed Transceiver Impedance Matching for Interface Between DRAM and Soc • Accurate and Efficient On-Chip Spectral Analysis for Built-In Self Test of Low Noise Analog Integrated Circuits • Low Power Biomimetic Robot Controller Integrated Circuits Design (CMOS Neuron and Synapse Design) • PMU (DC-DC Converter) Design for SoC • Innovative VLSI Circuits and Systems-on-Chip (SoC) • Nano-Electronics for CMOS and Emerging Technilogies 4

  5. Selected Thesis Topics (PH.D Only) • VLSI Systems Design Based on Wave Pipelined Circuits (SUN/AMD, Samsung) • Low Power Digital Adaptive Voltage Scaling (AVS) Design Based on Hybrid Cotrol and Reverse Phase Mode (Intel, Analog Device) • An Adaptive Analog Controller VLSI Design for Biomimetic Robot (Start-Up) 5

  6. Selected Thesis Topic(Cont ’ d) • Set-Based Circuit Simulation and Design Using HSPICE (Oracle) • A CMOS 4Gbps Serial Link Transciever Design Based on PWAM (Broadcom) • PVT Variation Aware Power Reduction Techniques for Nanoscale CMOS Design (Samsung) • CMOS Low Power All Digital PLL Design (Marvell) 6

  7. Selected Thesis Topic(Cont ’ d) • Analysis and Design of Robust SRAM in Nanometric Circuits (Apple) • Fully Integrated On-Chip Switched Capacitor DC-DC Converters (Samsung) • Self Calibration Method for Mixed Signal Circuits in Systems-On-Chip (LG) • Self Calibration of High Speed Transceiver for DRAM Interface (SK Hynix) 7

  8. Low Power Integrated Circuit Design Samples 8

  9. Low Power Integrated Circuit Design Samples (Cont’d) 9

  10. Low Power Integrated Circuit Design Samples (Cont’d) 10

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend


More recommend