Why are computers so @#!*, and what can we do about it?
Peter Sewell University of Cambridge
August 2014 EMF , somewhere near Bletchley
– p. 1
Why are computers so @#!*, and what can we do about it? Peter - - PowerPoint PPT Presentation
Why are computers so @#!*, and what can we do about it? Peter Sewell University of Cambridge August 2014 EMF , somewhere near Bletchley p. 1 Things I Know About Computers p. 2 Things I Know About Computers 1. there are a lot of
August 2014 EMF , somewhere near Bletchley
– p. 1
– p. 2
– p. 2
– p. 2
– p. 3
– p. 4
– p. 5
– p. 6
– p. 7
– p. 8
– p. 9
– p. 10
– p. 11
– p. 12
– p. 12
– p. 12
– p. 13
– p. 14
– p. 15
– p. 16
– p. 17
– p. 18
– p. 19
– p. 20
– p. 20
– p. 21
– p. 22
– p. 23
– p. 24
– p. 25
– p. 26
– p. 26
– p. 27
– p. 27
– p. 28
– p. 29
– p. 30
– p. 31
BURROUGHS D825, 1962 “Outstanding features include truly modular hardware with parallel processing throughout” FUTURE PLANS The complement of compiling languages is to be expanded.
– p. 32
– p. 33
– p. 33
– p. 34
– p. 34
For each applicable pair ai,bj the memory barrier ensures that ai will be performed with respect to any processor or mecha- nism, to the extent required by the associated Memory Coher- ence Required attributes, before bj is performed with respect to that processor or mechanism. A includes all applicable storage accesses by any such processor or mechanism that have been performed with respect to P1 before the memory barrier is created. B includes all applicable storage accesses by any such processor or mechanism that are performed after a Load instruction executed by that processor or mechanism has returned the value stored by a store that is in B.
– p. 35
For each applicable pair ai,bj the memory barrier ensures that ai will be performed with respect to any processor or mecha- nism, to the extent required by the associated Memory Coher- ence Required attributes, before bj is performed with respect to that processor or mechanism. A includes all applicable storage accesses by any such processor or mechanism that have been performed with respect to P1 before the memory barrier is created. B includes all applicable storage accesses by any such processor or mechanism that are performed after a Load instruction executed by that processor or mechanism has returned the value stored by a store that is in B. l
– p. 35
– p. 36
– p. 37
– p. 38
– p. 38
– p. 38
– p. 38
– p. 38
– p. 38
– p. 38
– p. 39
– p. 39
– p. 39
– p. 39
– p. 40
– p. 41
– p. 41
– p. 41
– p. 42