Trigger Synchronisation Unit LHC Beam Dump System LHC Beam Dump - - PowerPoint PPT Presentation

trigger synchronisation unit
SMART_READER_LITE
LIVE PREVIEW

Trigger Synchronisation Unit LHC Beam Dump System LHC Beam Dump - - PowerPoint PPT Presentation

Trigger Synchronisation Unit LHC Beam Dump System LHC Beam Dump System Technical Audit Topics Topics Requirements Architecture Architecture Timing unit Dump request client interface D li i f Dump request management


slide-1
SLIDE 1

Trigger Synchronisation Unit

LHC Beam Dump System LHC Beam Dump System Technical Audit

slide-2
SLIDE 2

Topics Topics

  • Requirements
  • Architecture

Architecture

– Timing unit D li i f – Dump request client interface – Dump request management – Supervision & Diagnostic

  • Design
  • Design

January 2008 CERN - A. ANTOINE 2/14

slide-3
SLIDE 3

Layout (Reminder) Layout (Reminder)

Trigger Fan-out Power Trigger Re-trigger Box Trigger Synchronisation

Branch A

Generator 1

TFO

Fan out

PTU

Trigger Unit

RTB

Box

TSU

Synchronisation Unit

Branch B

PTU RTB Frev

Branch A

Generator 15

TFO PTU RTB TSU Client Interface

rev Branch B

PTU RTB f RTD

January 2008 CERN - A. ANTOINE 3/14

Fault-tolerant Fail-safe

Re-trigger lines

slide-4
SLIDE 4

Requirements Requirements

  • 3 µs beam abort gap synchronisation
  • RF-signal recovery capability

RF signal recovery capability

  • Multiple Dump request client detectors
  • Remote diagnostic
  • Fault tolerant behavior

Fault tolerant behavior

  • Low failure rate (p = 5.52.10-10 / year)
  • Injection Kicker AGK window generation

January 2008 CERN - A. ANTOINE 4/14

slide-5
SLIDE 5

Architecture Architecture

DPDT : Dump Trigger Pulse Trains January 2008 5/14 TRGS : Trigger Request gate signal SBDT : Synchronous Beam Dump Trigger ABDT : Asynchronous Beam Dump Trigger

slide-6
SLIDE 6

Timing unit Delays

RF Revolution Frequency TSU & TFO Generator (PTU) Magnet

25 1

δ1 δ2 δ3 δ4 δ5 δ6

δ1

  • δ1

: Transmission speed between RF transmitter & LBDS

  • δ2

: TSU delay & TFO with compensation delay

  • δ3

: f(Magnet position) = cable length delay adjustment

3

( g p ) g y j

  • δ4

: f(Generator) = Turn on delay compensation

  • δ5

: cable length delay

  • δ6

: ceramic chamber effect delay δ6 : ceramic chamber effect delay

⇒ TSU with Configurable Delay TSU with Configurable Delay

January 2008 CERN - A. ANTOINE 6/14

slide-7
SLIDE 7

Timing unit RF-signal transmission

volution

fRevolution fRe

  • Optical Fiber Transmission
  • Optical / electrical conversion by AB/RF Rx & Tx board
  • ECL 5 ns / 1V / 50 Ω signal converted to CMOS by BT/EC
  • NO REDUNDANCY

⇒ ADPLL as clock recovery ADPLL as clock recovery

January 2008 CERN - A. ANTOINE 7/14

slide-8
SLIDE 8

Timing unit ADPLL

N CLK NCO

f WORD f 2 × = ) 1 ( − ⋅ = Φ

PLL

Z K

N CLK NCO

f WORD f 2 × = MHz fCLK 100 = ) 1 ( ) 2 (

2

+ − ⋅ − + =

PLL PLL

K Z K Z θ

1 −

Z

1 −

Z

January 2008 CERN - A. ANTOINE 8/14

slide-9
SLIDE 9

Dump Request Client Dump Request Client

B d CPLD t h l i d d

  • Based on CPLD technology in redundancy
  • Each CPLD is program by a different author
  • 3 different client interfaces :

3 different client interfaces :

– Hardware (outside CPLDs) :

  • Current loop

– Beam loss Monitor Beam loss Monitor

  • Logical state detector

– Programmable logic Controller – Inject & Dump

– Firmware (inside CPLDs) :

  • Square wave frequency detectors

– Beam Interlock System ki S – Beam Energy Tracking System

=> All dump requests issue LBDS Synchronous trigger & a one => All dump requests issue LBDS Synchronous trigger & a one turn delay (added by RTD) asynchronous trigger turn delay (added by RTD) asynchronous trigger

January 2008 CERN - A. ANTOINE 9/14

slide-10
SLIDE 10

Dump Request Client Frequency detectors

  • 2 frequency detector types

– Fast detector

  • Detects signal activity within a short integration period (250 ns)
  • One missing pulse tolerant
  • Acts as a low pass filter
  • Acts as a low-pass filter

=> No Frequency drift detection => No Frequency drift detection Slow detector – Slow detector

  • Calculate the real input frequency
  • Long integration period (200 µs)

Long integration period (200 µs)

=> Frequency drift detection => Frequency drift detection

January 2008 CERN - A. ANTOINE 10/14

slide-11
SLIDE 11

Dump Request Management Dump Request Management

  • Discreet components
  • Discreet components
  • Synchronous & asynchronous trigger output

l ll d ( )

  • Local operation allowed (Test acceptance)
  • Supervision & Diagnostic unit management

January 2008 CERN - A. ANTOINE 11/14

slide-12
SLIDE 12

Supervision & Diagnostic Supervision & Diagnostic

A i (b f i j ti ll d)

  • Arming process (before injection allowed)

– Check all sub entities state – Initiate ADPLL pull-in process => Wait ADPLL lock

  • Synchronisation check between TSU-A & TSU-B (See table)
  • Dump Request Management unit control
  • VME comm nication for remote diagnostic
  • VME communication for remote diagnostic

TSU-A TSU-B Status Action TSU-A TSU-B Status Action

OK OK All OK nothing OK FALSE TSU B oscillator failure TSU-A Dump immediately TSU B disable its own dump request OK FALSE TSU-B oscillator failure TSU-B disable its own dump request FALSE OK TSU-A oscillator failure TSU-B Dump immediately TSU-A disable its own dump request FALSE FALSE Ti i f il TSU A & TSU B d ft 5 l January 2008 CERN - A. ANTOINE 12/14 FALSE FALSE Timing failure TSU-A & TSU-B dump after 5 cycles

slide-13
SLIDE 13

Design Design

VME t i l t ti

  • VME crate implementation
  • 2 redundant electronic boards

with:

CIBO FPGA

– 1 CIBO interface (AB/CO - BIS) – 2 independent CPLD for the dump request client interface – 1 FPGA for synchronisation, supervision & communication – 1 Dump Request management it (Di t t )

CPLD VME

unit (Discrete components ) – A VME interface

  • VME backplane for crosscheck

communication

  • VME interface boards

DRM January 2008 CERN - A. ANTOINE 13/14

slide-14
SLIDE 14

Next Next …

  • What’s behind the TFO & RTD boxes ?

January 2008 CERN - A. ANTOINE 14/14