scram instructions
play

SCRAM Instructions Philipp Koehn 16 September 2019 Philipp Koehn - PowerPoint PPT Presentation

Nov 04, 2022 •255 likes •1k views

SCRAM Instructions Philipp Koehn 16 September 2019 Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019 Reminder 1 Fully work through a computer circuit assembly code Simple but Complete Random

  1. SCRAM Instructions Philipp Koehn 16 September 2019 Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  2. Reminder 1 • Fully work through a computer – circuit – assembly code • Simple but Complete Random Access Machine (SCRAM) – every instruction is 8 bit – 4 bit for op-code: 9 different operations (of 16 possible) – 4 bit for address: 16 bytes of memory • Background reading on web page – The Random Access Machine – The SCRAM Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  3. Circuit (At This Point) 2 W W MAR A 16x8 RAM W PC DI DO INC W MBR W IR C D Decoder Q Control Logic Unit T NOT INC CLEAR Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  4. Instruction Fetch 3 • Retrieve instruction from memory • Increase program counter Time Command MAR ← PC t 0 MBR ← M, PC ← PC + 1 t 1 IR ← MBR t 2 Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  5. 4 lda Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  6. Micro Program 5 • Load into accumulator Op Code Time Command MAR ← IR(D) q 1 t 3 MBR ← M q 1 t 4 AC ← MBR q 1 t 5 Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  7. Accumulator 6 W W A MAR 16x8 RAM W PC DO DI INC W MBR W IR C D Decoder Q W AC Control Logic Unit T NOT INC CLEAR Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  8. AC ← MBR 7 W W A MAR 16x8 RAM W PC DO DI INC W MBR W IR C D Decoder Q W AC Control Logic Unit T NOT Accumulator receives value INC CLEAR from memory buffer (MBR) Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  9. MAR ← IR(D) 8 W W MAR A 16x8 RAM W PC DI DO INC W MBR W IR C D Decoder Q W AC Control Logic Unit T NOT Memory address comes from INC CLEAR data field of instruction Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  10. MAR ← IR(D) 9 W W MAR A 16x8 RAM W S PC Selector DI DO INC W MBR W IR C D Decoder Q W AC Control Logic Unit T NOT Selector INC CLEAR picks between inputs Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  11. 10 let’s do this again but focus on flags Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  12. Micro Program 11 • Load into accumulator Op Code Time Command MAR ← IR(D) q 1 t 3 MBR ← M q 1 t 4 AC ← MBR q 1 t 5 Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  13. q 1 t 3 : MAR ← IR(D) 12 W W MAR A 16x8 RAM W S PC Selector DI DO INC W MBR W IR C D Decoder Q W AC Control Logic Unit T NOT INC CLEAR Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  14. q 1 t 4 : MBR ← M 13 W W MAR A 16x8 RAM W S PC Selector DI DO INC W MBR W IR C D Decoder Q W AC Control Logic Unit T NOT INC CLEAR Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  15. q 1 t 5 : AC ← MBR 14 W W MAR A 16x8 RAM W S PC Selector DI DO INC W MBR W IR C D Decoder Q W AC Control Logic Unit T NOT INC CLEAR Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  16. 15 control logic unit Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  17. Objective 16 W IR C D • Given – Instruction op code Q Decoder – Time step in micro program T Q • Output Control Logic – signals to register transfer Unit – signals to selectors T NOT INC CLEAR Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  18. Example 17 • Step in micro program: q 1 t 3 MAR ← IR(D) • Needs to signal – MAR write flag set – MAR’s selector to input IR(D) W W A MAR 16x8 RAM W S PC Selector DI DO INC W IR C D Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  19. Add Wires to the Circuit 18 W W A MAR 16x8 RAM W PC S Selector DI DO INC W MBR W IR C D Decoder Q W AC x1 Control x2 Logic Unit T NOT INC CLEAR Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  20. Inside the Control Logic Unit 19 Decoder to selectior to MAR write q1 x1 x2 t5 Decoder Micro instruction: q 1 AND t 5 : MAR ← IR(D) Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  21. Inside the Control Logic Unit 20 Decoder to selectior to MAR write q1 x1 x2 AND t5 Decoder Micro instruction: q 1 AND t 5 : MAR ← IR(D) Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  22. Inside the Control Logic Unit 21 Decoder to selectior to MAR write q1 x1 x2 OR AND t5 Decoder Micro instruction: q 1 AND t 5 : MAR ← IR(D) Set signal to MAR write flag Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  23. Inside the Control Logic Unit 22 Decoder to selectior to MAR write q1 x1 OR x2 OR AND t5 Decoder Micro instruction: q 1 AND t 5 : MAR ← IR(D) Set appropriate value to MAR selector Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  24. Inside the Control Logic Unit 23 Decoder to selectior to MAR write q1 x1 OR x2 OR AND t5 OR Decoder Micro instruction: q 1 AND t 5 : MAR ← IR(D) Increase micro program time step Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  25. Inside the Control Logic Unit 24 Control logic is a large matrix t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7 t 8 * * * * * * * * * q 0 * * * * * * * * * q 1 * * * * * * * * * q 2 * * * * * * * * * q 3 * * * * * * * * * q 4 * * * * * * * * * q 5 * * * * * * * * * q 6 * * * * * * * * * q 7 * * * * * * * * * q 8 Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  26. Inside the Control Logic Unit 25 Control logic is a large matrix t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7 t 8 * * * * * * * * * q 0 * * * * * * * * * q 1 * * * * * * * * * q 2 * * * * * * * * * q 3 * * * * * * * * * q 4 * * * * * * * * * q 5 * * * * * * * * * q 6 * * * * * * * * * q 7 * * * * * * * * * q 8 Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  27. Inside the Control Logic Unit 26 Control logic is a large matrix t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7 t 8 * * * * * * * * * q 0 * * * * * * * * q 1 x 1 x 2 t * * * * * * * * * q 2 * * * * * * * * * q 3 * * * * * * * * * q 4 * * * * * * * * * q 5 * * * * * * * * * q 6 * * * * * * * * * q 7 * * * * * * * * * q 8 Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  28. 27 ldi Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  29. LDI: Load Indirectly 28 • Specified memory address contains address for value • Basically a pointer operation • Steps – load value of specified memory address – use that value as a memory address (second lookup) – store value from second lookup into accumulator Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  30. Micro Program for LDI 29 • Load indirectly into accumulator Op Code Time Command MAR ← IR(D) q 2 t 3 MBR ← M q 2 t 4 MAR ← MBR q 2 t 5 MBR ← M q 2 t 6 AC ← MBR q 2 t 7 Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  31. q 2 t 3 : MAR ← IR(D) 30 W W MAR A 16x8 RAM W S PC Selector DI DO INC W MBR W IR C D Decoder Q W AC Control Logic Unit T NOT INC CLEAR Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  32. q 2 t 4 : MBR ← M 31 W W MAR A 16x8 RAM W S PC Selector DI DO INC W MBR W IR C D Decoder Q W AC Control Logic Unit T NOT INC CLEAR Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  33. q 2 t 5 : MAR ← MBR 32 W W MAR A 16x8 RAM W S PC Selector DI DO INC W MBR W IR C D Decoder Q W AC Control Logic Unit T NOT INC CLEAR Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  34. q 2 t 6 : MBR ← M 33 W W MAR A 16x8 RAM W S PC Selector DI DO INC W MBR W IR C D Decoder Q W AC Control Logic Unit T NOT INC CLEAR Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  35. q 2 t 7 : AC ← MBR 34 W W MAR A 16x8 RAM W S PC Selector DI DO INC W MBR W IR C D Decoder Q W AC Control Logic Unit T NOT INC CLEAR Decoder T Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

  36. 35 sta Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions 16 September 2019

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend

SCRAM Instructions II Philipp Koehn 23 February 2018 Philipp Koehn Computer Systems

SCRAM Instructions II Philipp Koehn 23 February 2018 Philipp Koehn Computer Systems

SCRAM Instructions II Philipp Koehn 23 February 2018 Philipp Koehn Computer Systems Fundamentals: SCRAM Instructions II 23 February 2018 Reminder 1 Fully work through a computer circuit assembly code Simple but Complete Random

822 views • 33 slides
WHAT IS SCRAM? A SHORT INTRODUCTION . Ms Angela Tuffley, RedBay Consulting Dr Betsy Clark,

WHAT IS SCRAM? A SHORT INTRODUCTION . Ms Angela Tuffley, RedBay Consulting Dr Betsy Clark,

WHAT IS SCRAM? A SHORT INTRODUCTION . Ms Angela Tuffley, RedBay Consulting Dr Betsy Clark, Software Metrics Inc Mr Adrian Pitman, DAEI, CASG CASG SCRAM Principals 2 Schedule Compliance Risk Assessment Methodology: SCRAM SCRAM is a

250 views • 23 slides
SCRAM in LDAP Better Password-based Authentication Kurt Zeilenga Isode Limited What is SCRAM?

SCRAM in LDAP Better Password-based Authentication Kurt Zeilenga Isode Limited What is SCRAM?

SCRAM in LDAP Better Password-based Authentication Kurt Zeilenga Isode Limited What is SCRAM? S alted C hallenge R esponse A uthentication M echanism SCRAM-SHA-1-PLUS An improved SASL mechanism for password authentication of the

469 views • 31 slides
Salted Challenge Response Authentication Mechanism (SCRAM) draft-newman-auth-scram-10.txt

Salted Challenge Response Authentication Mechanism (SCRAM) draft-newman-auth-scram-10.txt

Salted Challenge Response Authentication Mechanism (SCRAM) draft-newman-auth-scram-10.txt Abhijit Menon-Sen <ams@oryx.com> Chris Newman <chris.newman@sun.com> Alexey Melnikov <alexey.melnikov@isode.com> Simon Josefsson

189 views • 7 slides
SCRAM Introduction Philipp Koehn 13 September 2019 Philipp Koehn Computer Systems Fundamentals:

SCRAM Introduction Philipp Koehn 13 September 2019 Philipp Koehn Computer Systems Fundamentals:

SCRAM Introduction Philipp Koehn 13 September 2019 Philipp Koehn Computer Systems Fundamentals: SCRAM Introduction 13 September 2019 A Simple Computer 1 Fully work through a computer circuit assembly code Simple but Complete

350 views • 31 slides
SCRAM: Scaleable Collision-avoiding Role Assignment with Minimal-makespan for Formational

SCRAM: Scaleable Collision-avoiding Role Assignment with Minimal-makespan for Formational

SCRAM: Scaleable Collision-avoiding Role Assignment with Minimal-makespan for Formational Positioning Patrick MacAlpine, Eric Price, and Peter Stone Department of Computer Science, The University of Texas at Austin January 30, 2015 Patrick

1.31k views • 94 slides
SCRAM authentication Heikki Linnakangas / Pivotal pg_hba.conf # TYPE DATABASE USER

SCRAM authentication Heikki Linnakangas / Pivotal pg_hba.conf # TYPE DATABASE USER

SCRAM authentication Heikki Linnakangas / Pivotal pg_hba.conf # TYPE DATABASE USER ADDRESS METHOD # "local" is for Unix domain socket connections only local all all trust # Use

393 views • 25 slides
Outline 2.1 Assembly language program structure 2.2 Data transfer instructions 2.3 Arithmetic

Outline 2.1 Assembly language program structure 2.2 Data transfer instructions 2.3 Arithmetic

Outline 2.1 Assembly language program structure 2.2 Data transfer instructions 2.3 Arithmetic instructions 2.4 Branch and loop instructions 2.5 Shift and rotate instructions 2.6 Boolean logic instructions 2.7 Bit test and manipulate

337 views • 23 slides
Uzbekistan General Exhibition Shipping Instructions 2019 Shipping Instructions for

Uzbekistan General Exhibition Shipping Instructions 2019 Shipping Instructions for

Uzbekistan General Exhibition Shipping Instructions 2019 Shipping Instructions for Consignments Sent Direct To Tashkent As the official logistics, site handling and customs clearance agent, appointed by the organizer ITECA Exhibitions / ITE

422 views • 8 slides
Basic Assembly Instructions CS 2XA3 Term I, 2020/21 Outline Basic instructions Addition,

Basic Assembly Instructions CS 2XA3 Term I, 2020/21 Outline Basic instructions Addition,

Basic Assembly Instructions CS 2XA3 Term I, 2020/21 Outline Basic instructions Addition, Subtraction, Move Multiplication Division FLAGS register Jump Instructions Conditional constructs Loop constructs using RCX General loops Basic

524 views • 26 slides
Basic Assembly Instructions SE 2XA3 Term I, 2020/21 Outline Basic instructions Addition,

Basic Assembly Instructions SE 2XA3 Term I, 2020/21 Outline Basic instructions Addition,

Basic Assembly Instructions SE 2XA3 Term I, 2020/21 Outline Basic instructions Addition, Subtraction, Move Multiplication Division FLAGS register Jump Instructions Conditional constructs Loop constructs using RCX General loops Basic

454 views • 26 slides
MOTIVATIONAL ELEMENTS IN USER INSTRUCTIONS Joyce Karreman User instructions Goal of user

MOTIVATIONAL ELEMENTS IN USER INSTRUCTIONS Joyce Karreman User instructions Goal of user

MOTIVATIONAL ELEMENTS IN USER INSTRUCTIONS Joyce Karreman User instructions Goal of user instructions? Instrumental versus rhetorical discourse. Moore (1997, p.166): Rhetorical communications and salespeople may persuade consumers to buy

460 views • 26 slides
Instructions for Oral Presentation Accommodations Use the instructions and examples below and on

Instructions for Oral Presentation Accommodations Use the instructions and examples below and on

Instructions for Oral Presentation Accommodations Use the instructions and examples below and on the following pages when providing oral presentation of an assessment to eligible students who have the accommodation documented in an IEP or Section

337 views • 10 slides
TABLE OF CONTENTS: Intended Use Instructions

TABLE OF CONTENTS: Intended Use Instructions

T H E C I T Y 2 S L I D E Assembly & Installation Instructions IMPORTANT These instructions must remain with the slide owner! Visit inter-fab.com to view our installation help video. (Video does NOT replace installation

316 views • 20 slides
4 Logic Instructions Arguments 2 1 3 Results Registers Data Local

4 Logic Instructions Arguments 2 1 3 Results Registers Data Local

10/1/15 A tiny ISA and data path Instruction Set Architecture (HW/SW Interface ) Instructions processor memory Names Encodings Instruction Encoded Effects 4 Logic Instructions

316 views • 4 slides
ORAL PRESENTATION (20%) : INSTRUCTIONS, EVALUATION AND RUBRIC: Instructions and requirements:

ORAL PRESENTATION (20%) : INSTRUCTIONS, EVALUATION AND RUBRIC: Instructions and requirements:

ORAL PRESENTATION (20%) : INSTRUCTIONS, EVALUATION AND RUBRIC: Instructions and requirements: Students are required to do an oral presentation of the most relevant aspects of the work (or works) or art chosen for the final writing. The

268 views • 3 slides
UMBC A B M A L T F O U M B C I M Y O R T 1 (11/29/04) I E S R C E O V

UMBC A B M A L T F O U M B C I M Y O R T 1 (11/29/04) I E S R C E O V

Advanced VLSI Design Combination Logic Design III CMPE 640 Pass Gate Logic An alternative to implementing complex logic is to realize it using a logic net- work of pass transistors (switches). Regeneration is performed via a buffer. Switch

327 views • 17 slides
Digital Logic Design: a rigorous approach c Chapters 17-20: Flip-Flops, Synchronous Circuits,

Digital Logic Design: a rigorous approach c Chapters 17-20: Flip-Flops, Synchronous Circuits,

Digital Logic Design: a rigorous approach c Chapters 17-20: Flip-Flops, Synchronous Circuits, and Finite State Machines Guy Even Moti Medina School of Electrical Engineering Tel-Aviv Univ. May 31, 2020 Book Homepage:

1.08k views • 75 slides
A Ridiculously Brief Overview of Combinational Logic Design These slides provide a brief

A Ridiculously Brief Overview of Combinational Logic Design These slides provide a brief

5DV008 Computer Architecture Ume University Department of Computing Science Stephen J. Hegner Topic 3aux: Logic Design 11/18/09 1 5DV008 20091118 t:2C sl:1 Hegner UU A Ridiculously Brief Overview of Combinational Logic Design These

268 views • 4 slides
Dynamical Systems: Computability, Verification, Analysis Amaury Pouly Journe des nouveaux

Dynamical Systems: Computability, Verification, Analysis Amaury Pouly Journe des nouveaux

Dynamical Systems: Computability, Verification, Analysis Amaury Pouly Journe des nouveaux arrivants, IRIF 15 october 2018 1 / 22 Trajectory 2011 Master : ENS Lyon 2015 PhD : LIX, Polytechnique and University of Algarve, Portugal Olivier

1.11k views • 95 slides
Lecture 2: MIPS Instruction Set Todays topic: MIPS instructions Reminder: sign up

Lecture 2: MIPS Instruction Set Todays topic: MIPS instructions Reminder: sign up

Lecture 2: MIPS Instruction Set Todays topic: MIPS instructions Reminder: sign up for the mailing list cs3810 Reminder: set up your CADE accounts (EMCB 224) 1 Recap Knowledge of hardware improves software quality:

417 views • 24 slides
Academic excellence through quality technical education: Challenges and opportunities Sahana

Academic excellence through quality technical education: Challenges and opportunities Sahana

Academic excellence through quality technical education: Challenges and opportunities Sahana Murthy Inter-Disciplinary Program in Educational Technology IIT Bombay AICTE sponsored national seminar Thakur College of Engineering and Technology

956 views • 58 slides
Ludovic Noirie 2019/09/25 http://ludovic-noirie.fr/sciences/quantum-computing 1 . 1 1. Outline,

Ludovic Noirie 2019/09/25 http://ludovic-noirie.fr/sciences/quantum-computing 1 . 1 1. Outline,

Ludovic Noirie 2019/09/25 http://ludovic-noirie.fr/sciences/quantum-computing 1 . 1 1. Outline, Sources, Python libraries, Web sites 2. Quantum Mechanics 3. Quantum Computers and Qubits 4. Quantum Logic Gates 5. Quantum Algorithms 6.

2.08k views • 164 slides
Validity of bilateral classical logic and Verificationist semantics its application Bilateral

Validity of bilateral classical logic and Verificationist semantics its application Bilateral

Validity of bilateral classical logic and its application Yoriyuki Yamagata Validity of bilateral classical logic and Verificationist semantics its application Bilateral classical logic Proof theoretical semantics of BCL Evidences and

585 views • 42 slides

More recommend