Recent Progress in Resistance Change Memory Yoshio Nishi - - PowerPoint PPT Presentation

recent progress in resistance change memory
SMART_READER_LITE
LIVE PREVIEW

Recent Progress in Resistance Change Memory Yoshio Nishi - - PowerPoint PPT Presentation

AVS Thin-films User Group meeting, October 15, 2008 Recent Progress in Resistance Change Memory Yoshio Nishi Department of Electrical Engineering, Stanford University, Stanford, California 94305-4070 Outline Emerging nonvolatile memories


slide-1
SLIDE 1

AVS Thin-films User Group meeting, October 15, 2008

Recent Progress in Resistance Change Memory

Yoshio Nishi Department of Electrical Engineering, Stanford University, Stanford, California 94305-4070

slide-2
SLIDE 2

Outline

  • Emerging nonvolatile memories
  • Switching behaviors

metal sulfides and metal oxides

  • Device applications

nonvolatile memory and nonvolatile logic

  • Phenomenological behaviors
  • Physical mechanisms
  • Scalability
  • Summary
slide-3
SLIDE 3

Motivations for new nonvolatile memory research

  • Scalability limit beyond 32nm nodes of existing

memory both volatile memory and nonvolatile memory

  • Increasing needs for less power consumption on

chip

  • Increasing demands for on-chip memory size
  • “Nano” materials evolution/revolutions have

stimulated exploration of new memory

  • pportunities
  • Logic coupled with memory
slide-4
SLIDE 4

Memory area on a chip will increase

Percentage of area in SoC [%] 2001 2004 2007 2010 2013 2016 20 40 60 80 100 Year

Memory Logic

Due to design productivity, yield, and power

ITRS’ 2000

slide-5
SLIDE 5

The number of electrons stored in the floating gate

  • A. Gibby, Stanford Univ Thesis, 2008
slide-6
SLIDE 6

Year 06 07 09 10 11 12 13 14 15 16 08 17 18 19 20 65nm 45nm 32nm 22nm 15nm 10nm 7nm? Flash PRAM CBRAM MRAM Strained channel Nanowire devices/nanotubes Molecular devices New channel materials, Ge, III-V Spintronics FERAM Organic/Molecular? 5nm? 193nm+liquid immersion EUV? Self-assembly/bottom up? 2D chip+3D package 3D chip Emerging Bio/Medical Chips

Optimistic scenario (revised from 2007)

SOI , FD, UTB

slide-7
SLIDE 7

Requirements for next generation NVM

Non Non-

  • Volatility

Volatility Speed Speed SRAM DRAM Flash

New Mem ory

CMOS Compatibility Simple, Stable Process Low Cost Material Mass Productivity, Uniformity: 300mm and beyond R0~R1 Sensing Margin Non-Destructive Reading

Non-volatility

: > 10 years Fast random access : tRead = 10ns tWrite = 5ns ~ 100ns Virtually unlimited usage : > 1012 cycles New Functionalities

ITRSROADMAP 2005

Density Density

Hyunsang Hwang, Stanford, 07

slide-8
SLIDE 8

ITRS 2007

slide-9
SLIDE 9

Resistance changes

  • Bulk material conduction changes depending

upon whether the bulk is crystalline or amorphous----phase change memory

  • Formation of nanoscale conductive pass in solid

which creates “on” state---nano-filament based resistance change memory

  • Lowering or thinning of the barrier between

electrode and solid which defines “on” state conduction---uniform switching resistance change memory

slide-10
SLIDE 10

Conducting paths between the device’s two terminals in a reversible process that changes electrical resistance by orders of magnitude – Filament effect (contributed by metal ions,charged defects, soft breakdown, storage/release of charge carriers, etc) – small applied voltage levels and energy – large non-volatile resistance changes – simple, highly scalable structure

Resistance Change Memory With Filament Formation

  • V

Ground Metal Metal Insulator

Introduction Introduction

slide-11
SLIDE 11

Source: Samsung

3D, Stackable Cross-Point Memory

SL m-1 SL m+1 SL m WL n-1 WL n+1 WL n

Memory element plus integrated diode Wordline (W/L) Bitline (B/L)

Source: Ho-Choel Kim (IBM)

Self-assembled pattern (18 nm half-pitch)

slide-12
SLIDE 12

Outline

  • Emerging nonvolatile memories
  • Switching behaviors

metal sulfides and metal oxides

  • Device applications

nonvolatile memory and nonvolatile logic

  • Phenomenological behaviors
  • Physical mechanisms
  • Scalability
  • Summary
slide-13
SLIDE 13

ZnXCd1-XS 100 / 1M Ω On/Off Resistance 106 On/Off Ratio ~ 50 ns Read/Write Time Phillips Research Lab

  • P.W.M. Blom et al., Ferroelectric Schottky Diode, Phys.
  • Rev. Lett. 73, 2107 (1994)
  • P. van der Sluis, Non-volatile Memory Cell in ZnXCd1-XS,
  • Appl. Phys. Lett. 82, 4089 (2003)

NEC Corp.

  • T. Sakamoto et al., Nanometer-scale Switches Using Copper Sulfide,
  • Appl. Phys. Lett. 82, 3032 (2003)

Cu1-XS 50 / 100 M Ω On/Off Resistance 106 On/Off Ratio ~ 100 us Read/Write Time

Metal sulfide: Filament

slide-14
SLIDE 14

On-resistance is independent of contact size → filament conduction Off-resistance is proportional to contact size → bulk leakage On/Off ratio improves with scaling

Small-scale devices Small-scale devices

Ag SiO

2

Pt SiO

2

Si ZnCdS

ZnCdS resistance change memory characteristics

  • Z. Wang et al, IEEE Electron Device Letters Vol.28,(2007)

pp14-16

slide-15
SLIDE 15

Metal Oxide: Filament

  • Set : voltage-induced partial dielectric breakdown
  • Rest : disruption of conductive filament by high current density generated locally

※ e.g., TiO2, NiO, SrTiO3

Fuse / Anti-fuse type (Conductive Filament)

  • I. H. Inoue et al., Cond matter, 0702564v1 (2007)
slide-16
SLIDE 16

Outline

  • Emerging nonvolatile memories
  • Switching behaviors

metal sulfides and metal oxides

  • Device applications

nonvolatile memory and nonvolatile logic

  • Phenomenological behaviors
  • Physical mechanisms
  • Scalability
  • Summary
slide-17
SLIDE 17

Compact “Non-volatile” Logic

Nonvolatile Flipflop Nonvolatile SRAM (latch)

  • S. Fujita*, K. Abe, T. H. Lee

(3D conference 2004, Nanotech conference 2005) Reference resistance Q R1 CK R D CK CK NV Memory CK CK CK CK CK

  • W. Wang, A. Gibby, Z. Wang, T. Chen,
  • S. Fujita*, P. Griffin, Y. Nishi, and S. Wong

(IEDM 2006), NMTRI review 2006. NV Memory

NV memory Latch data data Power Off Power On

slide-18
SLIDE 18

NVSRAM: No Area Overhead

  • W. Wang et al, 2006 IEDM
slide-19
SLIDE 19

2-terminal to 3 terminal devices

slide-20
SLIDE 20
slide-21
SLIDE 21

Outline

  • Emerging nonvolatile memories
  • Switching behaviors

metal sulfides and metal oxides

  • Device applications

nonvolatile memory and nonvolatile logic

  • Phenomenological behaviors
  • Physical mechanisms
  • Scalability
  • Summary
slide-22
SLIDE 22

Materials shown Resistance Switching

GexSe1-x(Ag,Cu,Te-doped), Ag2S, Cu2S, CdS, ZnS, CeO2 … Others La2-xSrxNiO4, La2CuO4+δ … K2NiF4 PCMO(Pr0.7Ca0.3MnO3), LCMO(La1-xCaxMnO3) BSCFO(Ba0.5Sr0.5Co0.8Fe0.2O3-δ), YBCO(YBa2Cu3O7-x) (Ba,Sr)TiO3(Cr, Nb-doped), SrZrO3(Cr,V-doped), (La, Sr)MnO3 Sr1-xLaxTiO3, La1-xSrxFeO3, La1-xSrxCoO3, SrFeO2.7, LaCoO3, RuSr2GdCu2O3, YBa2Cu3O7 … Perovskite TiO2, NiO, CuxO, ZrO2, MnO2, HfO2, WO3, Ta2O5, Nb2O5, VO2, Fe3O4 … Binary Metal Oxide

slide-23
SLIDE 23

Unipolar

Switching Operation Polarity

Bipolar

Reset (LRS HRS) Set (HRS LRS) Reset Set Reset Set

  • Depending on the materials and measurement, the curves

could vary considerably.

slide-24
SLIDE 24
  • H. Hwang 2008
slide-25
SLIDE 25
  • N. Xu et al, 2008 VLSI Symposium, Honolulu
slide-26
SLIDE 26

Outline

  • Emerging nonvolatile memories
  • Switching behaviors

metal sulfides and metal oxides

  • Device applications

nonvolatile memory and nonvolatile logic

  • Phenomenological behaviors
  • Physical mechanism
  • Scalability
  • Summary
slide-27
SLIDE 27
  • Set : - The oxidation of an electrochemically active electrode metal
  • The drift of the mobile cations toward counter electrode
  • Form a highly conductive filament
  • Reset : An electrochemical dissolution of the conductive bridges

※ e.g., Ag+ in Ag2S, Ag+ in GeSe, Cu2+ in CuOx

Proposed Mechanism 1

Ionic Transport and electrochemical redox reaction type

Xin Guo et al., Appl. Phys. Lett. 91, 133513 (2007)

slide-28
SLIDE 28

Proposed mechanism 2

Electronic Effect type (Charge trap & Schottky Contact)

  • Charge injection by tunneling at high electric field
  • Trapped at interface states in insulator
  • Modification of the electrostatic schottky barrier and its resistance

※ e.g., Ti/PCMO/SRO

  • Electronic charge injection acts like doping to induce an insulator-metal transition

※ e.g., PCMO, Cr-doped SrTiO3, Cu2O

Sawa et al., Appl. Phys. Lett. 85, 4073 (2004)

  • T. Fuji et al., Apply. Phys. Lett. 86, 012107 (2005)

Chen et al., Appl. Phys. Lett. 91, 123517 (2007)

slide-29
SLIDE 29

TiO2 Switching

  • VO model of forming and switching in TiO2
  • Evidence supporting VO model
  • Critical look at data:

Are vacancies really the whole story?

  • Evidence that H is origin of field-

programmable rectification

  • H + VO model of forming in TiO2 and related
  • xides

Yoshio Nishi & John Jameson, DRC 2008

slide-30
SLIDE 30

Outline

  • Emerging nonvolatile memories
  • Switching behaviors

metal sulfides and metal oxides

  • Device applications

nonvolatile memory and nonvolatile logic

  • Phenomenological behaviors
  • Physical mechanisms
  • Scalability
  • Summary
slide-31
SLIDE 31

Scalability questions

Can “on” resistance stays same or decrease? Can “off” resistance stays same of decrease? Retention characteristics vs Programming speed ? Endurance? Programming voltage tunability?

slide-32
SLIDE 32

I I-

  • V Characteristics

V Characteristics

Cu Cu2-xS Ti/Au

+ _

  • Ron : ~150Ω
  • Icomp. : 1mA
  • Von : ~0.15V
  • Consistent over 150 cycle

sweeps

  • ff→on
  • n→off
  • S. Kim and Y. Nishi, Non-Volatile Memory Technology Symposium, 2007, Albuquerque
slide-33
SLIDE 33

R R@0.1V

@0.1V vs. Device Area (

  • vs. Device Area (I

Icomp

comp. . =1mA)

=1mA)

  • Ron : ~150Ω, almost independent of device area.

– Filament size (~5nm) much smaller than device area

  • Roff : increasing with scaling down of device area.

– Mainly determined by bulk properties

  • Roff/Ron : improving with scaling down of devices

Ron Roff Roff/Ron

S-W Kim, Stanford Univ. Thesis, 2008

slide-34
SLIDE 34

Cu Cu2

2-

  • x

xS

S Nanopillars Nanopillars

~170nm ~25nm

Cu sub. Cu2-xS nanopillar

slide-35
SLIDE 35

Manipulation of characteristics Manipulation of characteristics

  • Simple structure : 2-terminal device
  • Scalability : ~40nm
  • Large on/off ratio : > 105 @ 3mA
  • Compatibility to CMOS process
  • Low Von : < 0.3V
  • High operating current : mA range

25nm > 107 @ 2uA ~ 0.5V 2uA

slide-36
SLIDE 36

Summary

  • A variety of mechanisms for switching proposed

– Interface switching, filament, SCLC, Electrochemical reaction – Role of oxygen ion (O2-) or vacancy (Vo

2+)

– Substantial role of hydrogen in the vacancy model delineated

  • Materials oriented issues and opportunities

– Reproducibility and uniformity depends on defects/structure – Unipolar vs. Bipolar: depend on structure/process temp. – Single crystal, pure-amorphous, polycrystalline – Improved device performance vs. Process complexity – uniform (atomic scale) distribution of doping element

  • Potential for exciting applications
  • - Replacement of flash
  • - New functionality such as non-volatile latch, programmable

interconnect

  • - Ultimate universal memory embedded in logic VLSIs