of chip design
play

of Chip Design 13 th September - D&R IPSoC 2018, Shanghai Samir - PowerPoint PPT Presentation

The Changing Techonomics of Chip Design 13 th September - D&R IPSoC 2018, Shanghai Samir Patel - CEO Sankalp Semiconductor Industry Trends Se Semic iconductor Units its Vrs Revenue 1200 Industry to find newer 1000 efficiency models


  1. The Changing Techonomics of Chip Design 13 th September - D&R IPSoC 2018, Shanghai Samir Patel - CEO Sankalp Semiconductor

  2. Industry Trends Se Semic iconductor Units its Vrs Revenue 1200 Industry to find newer 1000 efficiency models 800 • Do more with less 600 • Address Just-in-Time needs 400 200 0 1975 1980 1985 1990 1995 2000 2005 2010 2015 2020 Billions of Units Revenue ($) Billions

  3. Wide Selection of Technology & Node Growing Number of Design Starts • Basic SoC design starts in the consumer segment are expected to grow at a 19 percent CAGR • Industrial IoT ASIC design starts are projected to grow by 25 percent through 2021 SMIC SMIC Source: Semico report SMIC SMIC Manufacturing choice explosion SMIC SMIC SMIC Source: ARM, SMIC internal studies

  4. ASoC Explosion I2C Medical SPI DAC Automotive SD GPIO Control Systems PWM Human interface ADC Sensor / 13C Actuator App SW Interface HW Accelerators Security Special IP DSP ASOC Wireless CPU / DSP Communication Protocols CoAP LWM2M

  5. Market Drivers & Industry Response Market Drivers Industry response • Variety explosion • Preference for building System • IoT, AI, Cloud & 5G on Chip (SoC) • Just-in-Time demand • Emphasis on REUSE • Huge increase in demand in China • Contract Design

  6. Need for Accelerated Time to Market ASoC Companies Systems Companies • Derivatives – Size reduction, product line • End-to-End Chip Design management, features enhancement • Enabling through out the chip ecosystem • IP & IP Customization Services – Porting • Test Vehicles to newer technologies nodes • Prototyping & Fabrication

  7. Your ASoC Realization Partner Cooperative business models SPEC Definition to help solve your problems RTL Design & Verification SoC Implementation IP Choice Analog & Mixed Signal Design Custom Layout and Place & Route Technology Foundation & Foundry Interface Validation & Characterization

  8. Thank You

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend


More recommend