Mixed-Mode Device/Circuit Simulation Tibor Grasser Institute for - - PowerPoint PPT Presentation

mixed mode device circuit simulation tibor grasser
SMART_READER_LITE
LIVE PREVIEW

Mixed-Mode Device/Circuit Simulation Tibor Grasser Institute for - - PowerPoint PPT Presentation

Mixed-Mode Device/Circuit Simulation Tibor Grasser Institute for Microelectronics Guhausstrae 2729, A-1040 Wien, Austria Technical University Vienna, Austria http:/ /www.iue.tuwien.ac.at Outline Outline Circuit simulation and compact


slide-1
SLIDE 1

Mixed-Mode Device/Circuit Simulation Tibor Grasser

Institute for Microelectronics Gußhausstraße 27–29, A-1040 Wien, Austria Technical University Vienna, Austria http:/ /www.iue.tuwien.ac.at

slide-2
SLIDE 2

2

Outline Outline

Circuit simulation and compact models Numerical models instead of compact models Challenges in numerical modeling Mixed-mode device/circuit simulation Examples Conclusion

slide-3
SLIDE 3

3

Circuit Simulation Circuit Simulation

Circuit simulation fundamental

Development of modern IC To understand and optimize the way a circuit works

slide-4
SLIDE 4

3

Circuit Simulation Circuit Simulation

Circuit simulation fundamental

Development of modern IC To understand and optimize the way a circuit works

For circuit simulation we need

Lumped elements: R, C, L, etc. Current and voltage sources, controlled sources Semiconductor devices Thermal equivalent circuit (coupling and self-heating)

slide-5
SLIDE 5

3

Circuit Simulation Circuit Simulation

Circuit simulation fundamental

Development of modern IC To understand and optimize the way a circuit works

For circuit simulation we need

Lumped elements: R, C, L, etc. Current and voltage sources, controlled sources Semiconductor devices Thermal equivalent circuit (coupling and self-heating)

Electrical/thermal properties of semiconductor devices

Characterized by coupled partial differential equations

slide-6
SLIDE 6

3

Circuit Simulation Circuit Simulation

Circuit simulation fundamental

Development of modern IC To understand and optimize the way a circuit works

For circuit simulation we need

Lumped elements: R, C, L, etc. Current and voltage sources, controlled sources Semiconductor devices Thermal equivalent circuit (coupling and self-heating)

Electrical/thermal properties of semiconductor devices

Characterized by coupled partial differential equations

For the simulation of large circuits we need compact models

Obtained from simplified solutions of these PDEs or empirically Must be very efficient (compact!)

slide-7
SLIDE 7

4

Compact Modeling Compact Modeling

Derivation of compact models based on fundamental equations

Often the drift-diffusion framework is used Simplifying assumptions on geometry, doping profiles, material parameters

⇒ Compact model

It is becoming increasingly difficult to extract main features

slide-8
SLIDE 8

4

Compact Modeling Compact Modeling

Derivation of compact models based on fundamental equations

Often the drift-diffusion framework is used Simplifying assumptions on geometry, doping profiles, material parameters

⇒ Compact model

It is becoming increasingly difficult to extract main features

Ongoing struggle regarding

Number of parameters Physical meaning of these parameters Predictiveness difficult to obtain, calibration required

slide-9
SLIDE 9

4

Compact Modeling Compact Modeling

Derivation of compact models based on fundamental equations

Often the drift-diffusion framework is used Simplifying assumptions on geometry, doping profiles, material parameters

⇒ Compact model

It is becoming increasingly difficult to extract main features

Ongoing struggle regarding

Number of parameters Physical meaning of these parameters Predictiveness difficult to obtain, calibration required

Compact modeling challenges (ITRS)

Quantum confinement Ballistic effects Inclusion of variability and statistics

slide-10
SLIDE 10

5

Simulation with Compact Models Simulation with Compact Models

Advantages of using compact models

Very fast execution (compared to PDEs)

slide-11
SLIDE 11

5

Simulation with Compact Models Simulation with Compact Models

Advantages of using compact models

Very fast execution (compared to PDEs)

Disadvantages

Many parameters Physically motivated parameters Fit parameters Parameter extraction can be quite cumbersome Device optimization via geometry and doping profile hardly possible Considerable model development effort

Limited model availability (DG, TriGate, FinFETs, GAAFETs, etc.)

Scalability questionable

Quantum effects Non-local effects

slide-12
SLIDE 12

6

Mixed-Mode Simulation Mixed-Mode Simulation

Instead of

Analytical expressions describing the device behavior (compact models)

Rigorous device simulation based on

Coupled partial differential equations!

slide-13
SLIDE 13

7

Compact Modeling – Numerical Modeling Compact Modeling – Numerical Modeling

Advantages of numerical device simulation

Fairly arbitrary devices (doping, geometry) Realistic doping profiles from process simulation Natural inclusion of

2D/3D effects Non-local effects (via appropriate transport model) Quantum mechanical effects (via simplified model or Schr¨

  • dinger’s equation)

Temperature dependencies

Sensitivity of device/circuit figures of merit to process parameters Better predictivity for scaled/modified devices

slide-14
SLIDE 14

7

Compact Modeling – Numerical Modeling Compact Modeling – Numerical Modeling

Advantages of numerical device simulation

Fairly arbitrary devices (doping, geometry) Realistic doping profiles from process simulation Natural inclusion of

2D/3D effects Non-local effects (via appropriate transport model) Quantum mechanical effects (via simplified model or Schr¨

  • dinger’s equation)

Temperature dependencies

Sensitivity of device/circuit figures of merit to process parameters Better predictivity for scaled/modified devices

Disadvantages of numerical modeling

Performance (don’t compare!) Convergence sometimes costly/difficult to obtain Realistic doping profiles from process simulation

slide-15
SLIDE 15

8

Challenges in Device Simulation Challenges in Device Simulation

Feature size approaches mean free path

Ballistic effects become important

No ballistic transistor in sight, but still important effect

slide-16
SLIDE 16

8

Challenges in Device Simulation Challenges in Device Simulation

Feature size approaches mean free path

Ballistic effects become important

No ballistic transistor in sight, but still important effect

Feature size approaches electron wavelength

Quantum mechanical effects become important Transport remains classical

Critical gate length aroung 10 nm Modified transport parameters for thin channels

slide-17
SLIDE 17

8

Challenges in Device Simulation Challenges in Device Simulation

Feature size approaches mean free path

Ballistic effects become important

No ballistic transistor in sight, but still important effect

Feature size approaches electron wavelength

Quantum mechanical effects become important Transport remains classical

Critical gate length aroung 10 nm Modified transport parameters for thin channels

Exploitation of new effects

Strain effects used to boost mobility Substrate orientation and channel orientation

slide-18
SLIDE 18

8

Challenges in Device Simulation Challenges in Device Simulation

Feature size approaches mean free path

Ballistic effects become important

No ballistic transistor in sight, but still important effect

Feature size approaches electron wavelength

Quantum mechanical effects become important Transport remains classical

Critical gate length aroung 10 nm Modified transport parameters for thin channels

Exploitation of new effects

Strain effects used to boost mobility Substrate orientation and channel orientation

Exploitation of new materials

Strained silicon, SiGe, Ge, etc. High-k dielectrics

slide-19
SLIDE 19

9

Device Simulation Device Simulation

Classical transport described by Boltzmann’s equation

Allows inclusion of sophisticated scattering models, quasi-ballistic transport

slide-20
SLIDE 20

9

Device Simulation Device Simulation

Classical transport described by Boltzmann’s equation

Allows inclusion of sophisticated scattering models, quasi-ballistic transport

Very time consuming

Current resources do not allow us to look at circuits, no AC analysis

slide-21
SLIDE 21

9

Device Simulation Device Simulation

Classical transport described by Boltzmann’s equation

Allows inclusion of sophisticated scattering models, quasi-ballistic transport

Very time consuming

Current resources do not allow us to look at circuits, no AC analysis

Approximate solution obtained by just looking at moments of f

slide-22
SLIDE 22

9

Device Simulation Device Simulation

Classical transport described by Boltzmann’s equation

Allows inclusion of sophisticated scattering models, quasi-ballistic transport

Very time consuming

Current resources do not allow us to look at circuits, no AC analysis

Approximate solution obtained by just looking at moments of f Simplest moment-based model: the classic drift-diffusion model

ǫ ∇2ψ = q(n − p − C) ∇ · (Dn ∇n − n µn ∇ψ) − ∂n ∂t = R ∇ · (Dp ∇p + p µp ∇ψ) − ∂p ∂t = R Requires models for physical parameters D, µ, and R These models capture fundamental physical effects

Velocity saturation, SRH recombination, impact-ionization Models can be quite complex

Used to be basis for the derivation of compact models

slide-23
SLIDE 23

10

Double-Gate MOSFETs Double-Gate MOSFETs

Drift-diffusion model inaccurate for short-channel devices

slide-24
SLIDE 24

10

Double-Gate MOSFETs Double-Gate MOSFETs

Drift-diffusion model inaccurate for short-channel devices Higher-order moment models available Comparison of scaled DG-MOSFETs

Comparison with fullband Monte Carlo data

Transport parameters from FBMC

slide-25
SLIDE 25

10

Double-Gate MOSFETs Double-Gate MOSFETs

Drift-diffusion model inaccurate for short-channel devices Higher-order moment models available Comparison of scaled DG-MOSFETs

Comparison with fullband Monte Carlo data

Transport parameters from FBMC

DD accurate down to 250 nm

No velocity overshoot

slide-26
SLIDE 26

10

Double-Gate MOSFETs Double-Gate MOSFETs

Drift-diffusion model inaccurate for short-channel devices Higher-order moment models available Comparison of scaled DG-MOSFETs

Comparison with fullband Monte Carlo data

Transport parameters from FBMC

DD accurate down to 250 nm

No velocity overshoot

ET accurate at 100 nm

Maxwellian distribution function

slide-27
SLIDE 27

10

Double-Gate MOSFETs Double-Gate MOSFETs

Drift-diffusion model inaccurate for short-channel devices Higher-order moment models available Comparison of scaled DG-MOSFETs

Comparison with fullband Monte Carlo data

Transport parameters from FBMC

DD accurate down to 250 nm

No velocity overshoot

ET accurate at 100 nm

Maxwellian distribution function

SM accurate at 50 nm

Non-Maxwellian effects Low computational effort ’TCAD’ compatible

slide-28
SLIDE 28

11

Mixed-Mode Simulation Mixed-Mode Simulation

Simulator coupling

Simple, straight forward solution Two-Level Newton algorithm Spice-like damping algorithms usable Many iterations for device equations needed Parallelization straight-forward

Circuit Simulator

Device Simulator Controlling Unit Simulator State System Matrix Compact Models Device Models C1 CK D1 DN ... ...

slide-29
SLIDE 29

11

Mixed-Mode Simulation Mixed-Mode Simulation

Simulator coupling

Simple, straight forward solution Two-Level Newton algorithm Spice-like damping algorithms usable Many iterations for device equations needed Parallelization straight-forward

All-In-One solution (Full-Newton)

Circuit and device equations in one single matrix Full-Newton algorithm Complex convergence behavior Parallelization more complicated

Circuit Simulator

Device Simulator Controlling Unit Simulator State System Matrix Compact Models Device Models C1 CK D1 DN ... ... Circuit Sim. Parts

Device Simulator

Controlling Unit Simulator State System Matrix Compact Models Device Models C1 CK D1 DN ... ...

slide-30
SLIDE 30

12

Simulator Coupling Simulator Coupling

Two-Level Newton

Device simulator is called for each circuit iteration

Fixed set of contact voltages Contact current response Ik

C

Problematic: gk

eq = ∂IC ∂VC |k

Device simulator iterates until convergence Last iteration as initial-guess

Linear prediction algorithm

slide-31
SLIDE 31

12

Simulator Coupling Simulator Coupling

Two-Level Newton

Device simulator is called for each circuit iteration

Fixed set of contact voltages Contact current response Ik

C

Problematic: gk

eq = ∂IC ∂VC |k

Device simulator iterates until convergence Last iteration as initial-guess

Linear prediction algorithm

Quasi Full-Newton

Only one iteration of device simulator

Calculation of Ik

C and gk eq

slide-32
SLIDE 32

12

Simulator Coupling Simulator Coupling

Two-Level Newton

Device simulator is called for each circuit iteration

Fixed set of contact voltages Contact current response Ik

C

Problematic: gk

eq = ∂IC ∂VC |k

Device simulator iterates until convergence Last iteration as initial-guess

Linear prediction algorithm

Quasi Full-Newton

Only one iteration of device simulator

Calculation of Ik

C and gk eq

Advantages

Straight-forward parallelization Spice-like damping schemes can be applied Stable operating point computation

slide-33
SLIDE 33

12

Simulator Coupling Simulator Coupling

Two-Level Newton

Device simulator is called for each circuit iteration

Fixed set of contact voltages Contact current response Ik

C

Problematic: gk

eq = ∂IC ∂VC |k

Device simulator iterates until convergence Last iteration as initial-guess

Linear prediction algorithm

Quasi Full-Newton

Only one iteration of device simulator

Calculation of Ik

C and gk eq

Advantages

Straight-forward parallelization Spice-like damping schemes can be applied Stable operating point computation

Disadvantages

Considerable overhead

slide-34
SLIDE 34

13

Full-Newton Approach Full-Newton Approach

Device and circuit equations in one matrix

Simultaneous damping of device and circuit equations

slide-35
SLIDE 35

13

Full-Newton Approach Full-Newton Approach

Device and circuit equations in one matrix

Simultaneous damping of device and circuit equations

No simulator communication overhead

No input-deck generation, no temporary input and output files, etc.

slide-36
SLIDE 36

13

Full-Newton Approach Full-Newton Approach

Device and circuit equations in one matrix

Simultaneous damping of device and circuit equations

No simulator communication overhead

No input-deck generation, no temporary input and output files, etc.

Full-Newton equation system extremely sensitive to node voltages

slide-37
SLIDE 37

13

Full-Newton Approach Full-Newton Approach

Device and circuit equations in one matrix

Simultaneous damping of device and circuit equations

No simulator communication overhead

No input-deck generation, no temporary input and output files, etc.

Full-Newton equation system extremely sensitive to node voltages Properties of the newton method

Quadratic convergence properties for a good initial-guess (fast!) Initial-guess hard to construct Damping schemes

slide-38
SLIDE 38

13

Full-Newton Approach Full-Newton Approach

Device and circuit equations in one matrix

Simultaneous damping of device and circuit equations

No simulator communication overhead

No input-deck generation, no temporary input and output files, etc.

Full-Newton equation system extremely sensitive to node voltages Properties of the newton method

Quadratic convergence properties for a good initial-guess (fast!) Initial-guess hard to construct Damping schemes

Reliable DC operating point calculation of utmost importance

Drift-diffusion solution as initial-guess for

Higher-order transport models Electro-thermal solution

Transient simulations better conditioned

slide-39
SLIDE 39

14

Convergence Convergence

Why is convergence hard to obtain?

slide-40
SLIDE 40

14

Convergence Convergence

Why is convergence hard to obtain? Conventional boundary condition for numerical devices

VC,i (device contact potential) = ϕC,i (node voltage) Carrier concentrations depend exponentially on the potential

slide-41
SLIDE 41

14

Convergence Convergence

Why is convergence hard to obtain? Conventional boundary condition for numerical devices

VC,i (device contact potential) = ϕC,i (node voltage) Carrier concentrations depend exponentially on the potential

No pure voltage boundary conditions

Current flowing out of the contact affects node voltages

System is extremely unstable at the beginning of the iteration

Similar situation as with current boundary condition Shifts in the DC offset require many iterations

Distributed quantities provide ’internal state’

slide-42
SLIDE 42

14

Convergence Convergence

Why is convergence hard to obtain? Conventional boundary condition for numerical devices

VC,i (device contact potential) = ϕC,i (node voltage) Carrier concentrations depend exponentially on the potential

No pure voltage boundary conditions

Current flowing out of the contact affects node voltages

System is extremely unstable at the beginning of the iteration

Similar situation as with current boundary condition Shifts in the DC offset require many iterations

Distributed quantities provide ’internal state’

Alternative boundary condition for numerical devices

VC,i = ϕC,i − Vref with Vref = 1 Nc

  • j

ϕC,j (average potential) Average potential changes during the iteration and operation

slide-43
SLIDE 43

15

Convergence – Damping Schemes Convergence – Damping Schemes

Simple Methods

Limitation of node voltage update to 2VT

Many iterations needed

Initial guess close to the solution (experimental value: ±0.2 V)

slide-44
SLIDE 44

15

Convergence – Damping Schemes Convergence – Damping Schemes

Simple Methods

Limitation of node voltage update to 2VT

Many iterations needed

Initial guess close to the solution (experimental value: ±0.2 V)

Traditional device simulation methods

Damping after Bank and Rose (SIAM 1980) MINIMOS damping scheme

Standard damping schemes not suitable for mixed-mode problems

slide-45
SLIDE 45

16

Convergence – Embedding Scheme Convergence – Embedding Scheme

Shunt an iteration dependent conductance Gk

S at every contact

Purely empirical expression Gk

S = max

  • Gmin, G0 × 10−k/κ

G0 = 10−2 S Gmin = 10−12 S κ = 1.0 . . . 4.0

IC Gk

S

Device ϕ2

slide-46
SLIDE 46

16

Convergence – Embedding Scheme Convergence – Embedding Scheme

Shunt an iteration dependent conductance Gk

S at every contact

Purely empirical expression Gk

S = max

  • Gmin, G0 × 10−k/κ

G0 = 10−2 S Gmin = 10−12 S κ = 1.0 . . . 4.0

Method works for small circuits

Zero initial-guess for node voltages Charge neutrality assumptions for semiconductor devices Convergence within 20–50 iterations Comparable to Spice with compact models

IC Gk

S

Device ϕ2

slide-47
SLIDE 47

17

Examples Examples

Five-stage CMOS ring oscillator

Long-channel/short-channel behavior

Electro-thermal analysis of an operational amplifier (µA709)

slide-48
SLIDE 48

18

Five-Stage CMOS Ring Oscillator Five-Stage CMOS Ring Oscillator

ϕin VCC VCC VCC VCC VCC T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 CL CL CL CL CL ϕ1 ϕ2 ϕ3 ϕ4 ϕ5

slide-49
SLIDE 49

19

CMOS Ring Oscillators CMOS Ring Oscillators

Long-channel devices (Lg = 2 µm) First timestep: ϕin = 0 V Excellent agreement DD and ET

Non-local effects negligible

ϕ3 ϕ4 ϕ5 2 4 6 8 10 ϕ1 ϕ2 0.5 1 1.5 ϕ [V] t [ns]

slide-50
SLIDE 50

19

CMOS Ring Oscillators CMOS Ring Oscillators

Long-channel devices (Lg = 2 µm) First timestep: ϕin = 0 V Excellent agreement DD and ET

Non-local effects negligible

Short-channel devices (Lg = 0.13 µm) Significant difference DD and ET

Non-local effects important Larger currents for ET 15% difference in delay time

Complexity of models can be increased

Higher-order transport models More accurate quantum corrections Different mobility models

DD ET ϕ1 ϕ2 0.5 1 1.5 0.2 0.4 0.6 0.8 ϕ [V] t [ns]

slide-51
SLIDE 51

20

Electro-Thermal Analysis of a µA709 Electro-Thermal Analysis of a µA709

Vcc Vcc Vcc Vcc Vcc Vee Vee Vee Vcc Vee

ϕin ϕout R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 RS1 RS2 Rc RF Cc C1 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15

slide-52
SLIDE 52

21

Electro-Thermal Analysis of a µA709 Electro-Thermal Analysis of a µA709

VCC VCC VEE VEE VBE1(T1) VBE2(T2) RL VO VO Pd T9 T15 Temperature Gradient

slide-53
SLIDE 53

22

Thermal Circuit Thermal Circuit

Thermal coupling modeled via a thermal circuit

Thermal coupling between individual devices Thermal equations similar to Kirchhoff’s equations

Formally derived from the discretized lattice heat-flow equation

Electrical Circuit Thermal Circuit Ye · ϕ = J Yth · ϑ = P P=P(ϕ,J) Ye=Ye(ϑ)

slide-54
SLIDE 54

23

Electro-Thermal Analysis of a µA709 Electro-Thermal Analysis of a µA709

Simple thermal equivalent circuit

ϑref ϑref ϑref ϑref ϑref ϑref ϑref ϑref G1 G9 G2 G15 G1,9 G1,15 G2,15 G2,9 ϑ1 ϑ9 ϑ2 ϑ15 P1 P9 P2 P15

slide-55
SLIDE 55

24

Electro-Thermal Analysis of a µA709 Electro-Thermal Analysis of a µA709

Electrical simulation

All 15 transistors numerically simulated System-size: 37177, simulation time: 1:08 hours (101 points, DC transfer)

slide-56
SLIDE 56

24

Electro-Thermal Analysis of a µA709 Electro-Thermal Analysis of a µA709

Electrical simulation

All 15 transistors numerically simulated System-size: 37177, simulation time: 1:08 hours (101 points, DC transfer)

Electro-thermal simulation

Input and output stage with self-heating (4 Transistors) Thermal coupling effects

Thermal feedback from the output to the input stage Thermal interaction between all 4 transistors

Highly non-linear problem, complex convergence behavior System-size: 40449, simulation time: 3:08 hours

slide-57
SLIDE 57

24

Electro-Thermal Analysis of a µA709 Electro-Thermal Analysis of a µA709

Electrical simulation

All 15 transistors numerically simulated System-size: 37177, simulation time: 1:08 hours (101 points, DC transfer)

Electro-thermal simulation

Input and output stage with self-heating (4 Transistors) Thermal coupling effects

Thermal feedback from the output to the input stage Thermal interaction between all 4 transistors

Highly non-linear problem, complex convergence behavior System-size: 40449, simulation time: 3:08 hours

Electro-thermal simulation with simplified self-heating model

Same coupling effects as before Practically same results System-size: 38477, simulation time: 1:22 hours

slide-58
SLIDE 58

25

Electro-Thermal Analysis of a µA709 Electro-Thermal Analysis of a µA709

DC Stepping

Gain ≈ 35000 ∆ϕout = 0.7 V (101 points) Critical point 0 V

Thermal feedback caused bumps Input stage: ∆T

∆T ∝ P max(∆T) = −22 mK Input voltage difference

SH GSH 300 K −1000 −500 500 15 10 5 −15 −10 −5 ϕout [V] ϕin [µV]

slide-59
SLIDE 59

26

Electro-Thermal Analysis of a µA709 Electro-Thermal Analysis of a µA709

Open-loop voltage gain |Av| Optimistic thermal conductances Stronger impact published

|Av| can even change sign OpAmp can become unstable

−1000 −500 500 50000 40000 30000 20000 10000 300 K GSH SH |Av| ϕin [µV]

slide-60
SLIDE 60

27

Conclusions Conclusions

For circuit design compact models are indispensable Intermediate phase when devices structures is not established

Mixed-mode circuit/device simulation can be used

Motivation for mixed-mode device-circuit simulation

When compact models are inconvenient/not available Verification of compact models in a more realistic environment Optimization of devices Exploitation of new device designs

Examples have been simulated with Minimos-NT

Go to http://www.iue.tuwien.ac.at and try it