Low Level RF Control System Brian Chase MaRIE Meeting March 2016 - - PowerPoint PPT Presentation

low level rf control system
SMART_READER_LITE
LIVE PREVIEW

Low Level RF Control System Brian Chase MaRIE Meeting March 2016 - - PowerPoint PPT Presentation

Low Level RF Control System Brian Chase MaRIE Meeting March 2016 LLRF Experience and capabilities RF systems Broadband through 3.9 GHz Copper and SRF Triodes, Tetrodes, IOTs, Klystrons and


slide-1
SLIDE 1

Low Level RF Control System

Brian Chase MaRIE Meeting March 2016

slide-2
SLIDE 2

LLRF Experience and capabilities

  • RF systems –

– Broadband through 3.9 GHz – Copper and SRF – Triodes, Tetrodes, IOTs, Klystrons and Magnetrons – Linacs and Synchrotrons – Analog, DSP and FPGA based systems – Presently we have about 50 systems in operation

  • 3/9/16

AD/LLRF 2

slide-3
SLIDE 3

SRF LINAC Involvements

  • Tesla Test Facility
  • A0 Photo Injector
  • ILC LLRF Development team
  • NML -> FAST

– 32 cavities/klystron

  • Interactions with XFEL team
  • Project X, PIP-II, PXIE
  • CMTS-1
  • LCLS-II LLRF team

– LBNL, JLAB, FNAL, SLAC

  • 3/9/16

AD/LLRF

Helen Edwards

3

slide-4
SLIDE 4

RF Stations Diagram

PXIE Review, B.

4

PXIE LLRF DIAGRAM

M M M M M M M M M M M M M M M M

Half-wave Resonator Cryomodule (HWR)(162.5MHz.) Single-spoke Resonator Cryomodule (SSR1)(325MHz.)

RFQ

BUNCHING CAVITY1 #1 FAST CHOPPER #2 FAST CHOPPER BUNCHING CAVITY2 BUNCHING CAVITY3 ABSORBER

MEBT (162.5MHz.) LEBT

H W R BPM & Corrector coil H W R H W R H W R H W R H W R H W R H W R Corrector coil & BPM S S R 1

DUMP

(162.5MHz.)

LLRF crate 1:

  • CPU, PS
  • 2 LLRF MFC
  • Timing Distribution
SSRCavREV [1..8] SSRCavFWD [1..8] SSRCavProbe [1..8]

1……………………...8

3X LLRF crate 1:

  • CPU, PS
  • 3 LLRF MFC
  • Timing Distribution
HWRCavREV[1..8] HWRCavFWD[1..8] HWRCavProbe [1..8]

3X

1……………………...8

PA PA CHOPPER PROGRAM MODULE

BCavProbe3 BCavProbe2 BCavProbe1 RFQProbe RFQREV RFQFWD BCavREV1 BCavFWD1 BCavREV2 BCavFWD2 BCavFWD3 BCavREV3

2X

RFQProbe, BCavREV[1..3] RFQFWD, BCavFWD[1..3] RFQREV, BCavProbe[1..3] Reference Tap HWRCavREV1 HWRCavFWD1 HWRCavFWD8 HWRCavREV8 SSRCavREV1 SSRCavFWD1 SSRCavFWD8 SSRCavREV8 HWRCavProbe1 HWRCavProbe8 SSRCavProbe1 SSRCavProbe8 Reference Tap

PA PA PA PA PA PA

LLRF crate 2:

  • CPU, PS
  • Interlock Systems

LLRF crate 2:

  • CPU, PS
  • Interlock Systems

LLRF crate 3:

  • CPU, PS
  • Motor Controller
  • Resonance Controller

LLRF crate 2:

  • CPU, PS
  • Motor Controller
  • Resonance Controller

Local Oscillator Timing & Synchronization Inter-System Feedback Network/Bus MPS Network/Bus LLRF crate 2:

  • CPU, PS
  • Motor Controller
  • Resonance Controller

162.5Interlock[1..12] 325Interlocks[1..8]

162.5Interlock1 162.5Interlock5 162.5Interlock12 325Interlock1 325Interlock8 162.5Interlock2 162.5Interlock3 162.5Interlock4

162.5ResonanceCntrl[1..12] 325ResonanceCntrl[1..8] 24 36 16 24

162.5ResonanceCntrl5 162.5ResonanceCntrl12 325ResonanceCntrl1 325ResonanceCnrtl8 162.5ResonanceCntrl1 162.5ResonanceCntrl4 162.5ResonanceCntrl3 162.5ResonanceCntrl3

FAST CHOPPER

  • B. Chase, E. Cullerton, D. Klepec

1/14/13 Version 1.0

slide-5
SLIDE 5

Control system interface diagram (NML)

ADC

  • DAC
CIC Filter(D=12) Atten = 12/16

Vector Sum Down Converter Set Point Prop Gain (+/- 1024) Integral Gain Clamp FS Integrator Pole FeedForward Clamp FS Up Converter 1.29 Vpp Max (6.2 dBm) 1:2 2 Vpp FS 0.5 Vpp FS A , Amplitude Limit(0 M 0.99) Phase A , Amplitude Limit (0 M 1.99) Phase DAC 0.5 Vpp FS Iout Qout BPF 2.16 12.0 13.0 14.6 14.6 14.6 14.2 14.4 15.6 11.5 25.4 14.4 +/- 4096 2.14 1.31 15.36 16.36 15.4 Feedback ON/OFF RF ON/OFF Z-1 Clamp ½ FS 14.2 2.14 16.4 14.0 GAIN/ ATTEN 1 1.9305 1/2

16/12

m 2 CAV N 1.31 14.4 16.2 15.36 14.4 Clamp FS +/- 2048 +/- 4096 +/- 4096 +/- 1536 +/-8192 +/- 16384 +/- 8192 +/- 4096 +/- 8192 +/- 12288 +/-8192 +/- 20480 +/- 8192 +/- 8192 +/- 8192 +/-2 +/-1

LP FIR Filter Gain = 16/12

14.4 14.4 +/- 8192 +/- 8192 14.4 +/- 8192 2.16 +/-1

Variable Notch Filter(900 kHz) Unity Gain Fixed Notch Filter(2.95 MHz) Unity Gain

+/-180 +/-180 15.16

Round/ Saturate

13.3

TRUNC Dec 60 CIC Filter Fs = 1.04MHz Atten = 225/256

12.4 16.0

Dec 30 CIC Filter Fs = 2.08MHz Atten = 225/256

12.4 16.0

TRUNC

13.3

TRUNC Dec 30 CIC Filter Fs = 2.08MHz Gain = 225/256

14.2 14.2

TRUNC Dec 30 CIC Filter Fs = 2.08MHz Atten = 225/256

14.2 14.2

TRUNC

15.1

Dec 30 CIC Filter Fs = 2.08MHz Atten = 225/256

15.1 14.2

Dec 30 CIC Filter Fs = 2.08MHz Atten = 225/256 TRUNC

14.2

Dec 30 CIC Filter Fs = 2.08MHz Atten = 225/256 MULT x 4

16.0 16.0

Raw Units Primary/ Common Units

MULT x 1 MULT x 4 MULT x 2 MULT x 4 MULT x 4 MULT x 16 MULT x16

16.0 16.0 16.0 16.0 16.0

12/16

CAVITY MUX 1 MUX 2 MUX 3 MUX 4 MUX 5 VSUM

(After Filtering) FF ON/OFF 14.6 +/- 8192

MULT x 4

+/- 6144 14.6

4

FF and SP Timing (S) ()TDLY initial delay (SP only) ()TFIL fill time ()TFT flat top time ()KIGN ()IPOL ()SPA ()SPQ ()SPTu : ()FFA ()FFQ ()FFRA ratio afill/aft ()KPGN ()CUCM ()CUCQ ()NCHF ()NCHQ ()RFEN ()FFEN ()FBEN ()C[1-8]CM ()C[1-8]CQ ACNET PREFIX N:M1___ CMLLRF operational system Z:N1 ___ CMLLD development system Waveform Scaling Slot 0 Raw = input*256/225 Labview Primary = Raw/32768 Labview Common = C*Primary C = Cav_To_MV_m = Fwd_To_SQRT_kW = Rev_To_SQRT_kW

5

PXIE Review, B.

slide-6
SLIDE 6

System on Module Multi-cavity Field Controller (SOM-MFC) SOM is socketed and upgradable

3/9/16 AD/LLRF 6

slide-7
SLIDE 7

SOM-MFC LLRF Controller

3/9/16 AD/LLRF

(16) 14 bit ADCs (8)14 bit DACs System on Module

7

slide-8
SLIDE 8

VXI CPU & 3 R3MFC Controllers Master Oscillator Receivers and Up-converter Power Supplies

AD/ LLRF

NML CM1 LLRF Racks

Capable of driving 32 cavities from a single klystron

8

slide-9
SLIDE 9

LLRF Control interface

3/9/16 AD/LLRF 9

slide-10
SLIDE 10

LCLS-II and MaRIE XFEL

  • Project is very closely aligned

– 1.3 GHz 9-cell cavities – 3.9 GHz in bunch compressor section – 0.004% rms, 0.004 degree rms

  • LCLS-II LLRF collaboration team

– Larry Doolitte* (LBNL), Curt Hovater (Jefferson Lab), Brian Chase (FNAL), Sandeep Babel(SLAC) – Strong groups at each lab

  • Complete prototype system tests at Jlab and FNAL this

summer

  • Multi-lab support for a basically drop in system

*Technical lead

3/9/16 AD/LLRF 10

slide-11
SLIDE 11

RF parameters

  • 900 usec fill, 100 usec beam
  • 0.01%, 0.01 deg
  • 60 Hz operation
  • 10 MW klystrons split 26 ways
  • Ql = 2.9E6

3/9/16 AD/LLRF 11

slide-12
SLIDE 12

LLRF


 LCLS-II 1.3 GHz HPRF Penetration Layout


  • Nantista, Stewart w/ team input

SSAs

North Side

AD/LLRF

12

slide-13
SLIDE 13

Because of the XFEL style split

  • Best technical fit
  • Recommend that the XFEL LLRF system be cloned

– It is developed by a very large team, has all the firmware and software – Hardware is available from industry

  • If this is nonviable for non-technical reasons then the LCLS-II

team is very capable to complete this project

  • 3/9/16

AD/LLRF 13

slide-14
SLIDE 14

Feedforward only 300kW 2.9E6

3/9/16 AD/LLRF 14

slide-15
SLIDE 15

Closed loop with current parameters

3/9/16 AD/LLRF 15

slide-16
SLIDE 16

Optimized for power/fill/flattop/cryo

3/9/16 AD/LLRF

550usec fill 500usec flattop

16