Leveraging Value Locality in Optimizing NAND Flash-based SSDs
Aayush Gupta, Raghav Pisolkar, Bhuvan Urgaonkar and Anand Sivasubramaniam Computer Systems Lab The Pennsylvania State University
1
Leveraging Value Locality in Optimizing NAND Flash-based SSDs Aayush - - PowerPoint PPT Presentation
Leveraging Value Locality in Optimizing NAND Flash-based SSDs Aayush Gupta , Raghav Pisolkar, Bhuvan Urgaonkar and Anand Sivasubramaniam Computer Systems Lab The Pennsylvania State University 1 Agenda Relook at Locality Another
1
2
3
Systems
4
5
6
7
ABC DEF PQR 120 121 122 123 124
120 121 122 123 124
TUV
XYZ
8
9
10
[Koller10] Koller, R., and Rangaswami, R. “I/O Deduplication: Utilizing Content Similarity to Improve I/O Performance.” (FAST’10)
11
12
0.2 0.4 0.6 0.8 1 0.5 1 1.5 2
13
0.2 0.4 0.6 0.8 1 0.5 1 1.5 2 2.5
web mail homes
8.8%
14
15
SSD Controller Hash Co-processor RAM BB-RAM
16
SSD Controller (FTL) Hash Co-processor Device Driver Data H(Data) Update Mapping Structures PPN Write LPN, Data NULL H(Data) PPN, Data Write Return LPN, Data Write
17
L1 L2 L3
P1 P2 P1 L4 P4
H1 H2 H3
P1 P2 P3 H4 P4
18
PPN
P1 P2 P3 P4
LPN
L1, L3 L2 L4 INV
H1 H2 H3
P1 P2 P3 H4 P4
LPN
L1 L2 L3
PPN
P1 P2 P1 L4 P4
19
PPN
P1 P2 P3 P4
LPN
L1, L3 L2 L4 INV
H1 H2 H3
P1 P2 P3 H4 P4
P1 P2 P3 P4
H1 H2 H3 H4
LPN
L1 L2 L3
PPN
P1 P2 P1 L4 P4
20
SSD Controller RAM
LPN
L1 L2 L3
PPN
P1 P2 P3 L4 P4
21
SSD Controller Hash Co-processor BB-RAM
iHPT
PPN Hash P1 H1 P2 H2 P3 H3 P4 H4
LPT LPN PPN L1 P1 L2 P2 L3 P1 L4 P4
HPT
Hash PPN H1 P1 H2 P2 H3 P3 H4 P4 iLPT PPN LPN P1 L1,L3 P2 L2 P3 INV P4 L4
BB-RAM
22
BB-RAM
iHPT
PPN Hash P1 H1 P2 H2 P3 H3 P4 H4
LPT
LPN PPN L1 P1 L2 P2 L3 P1 L4 P4
SSD Controller Hash Co-processor
HPT
Hash PPN H1 P1 H2 P2 H3 P3 H4 P4
iLPT
PPN LPN P1 L1,L3 P2 L2 P3 INV P4 L4
23
24
0.2 0.4 0.6 0.8 1 0.75 1.5 2.25
Value LPN
25
SSD Controller Hash Co-processor BB-RAM
HPT iHPT
Hash H1 H2 H3 PPN P1 P2 P3 H4 P4 PPN P1 P2 P3 P4 Hash H1 H2 H3 H4
LPT LPN PPN L1 P1 L2 P2 L3 P1 L4 P4
iLPT PPN LPN P1 L1,L3 P2 L2 P3 INV P4 L4
26
SSD Controller Hash Co-processor BB-RAM
iLPT PPN LPN P1 L1,L3 P2 L2 P3 INV P4 L4
HPT
Hash PPN H1 P1 H2 P2 H3 P3 iHPT PPN Hash P1 H1 P2 H2 P3 H3
LPT LPN PPN L1 P1 L2 P2 L3 P1 L4 P4
MRU LRU Discard
27
2 4 6 8 10 12 14 web mail home
NON CAS CAS 16K 64K 128K
28
2 4 6 8 10 12 14 web mail home
NON CAS CAS 128K
29
1 2 3 4 5 6 7 8 Non CAS CAS 16K 64K 128K
Workload Writes GC writes
30
20 40 60 80 100 120 NON CAS CAS 16K 64K 128K
31
32