Kick-Off: TDAQ Phase-II Upgrade - Overview Outline o High-level - - PowerPoint PPT Presentation

kick off tdaq phase ii upgrade overview
SMART_READER_LITE
LIVE PREVIEW

Kick-Off: TDAQ Phase-II Upgrade - Overview Outline o High-level - - PowerPoint PPT Presentation

Kick-Off: TDAQ Phase-II Upgrade - Overview Outline o High-level design o Effort and cost estimates o Organisation o Interim-Upgrade Project Leader o Next steps Kick-Off: TDAQ Phase-II Upgrade - Overview High-level design summary


slide-1
SLIDE 1

Kick-Off: TDAQ Phase-II Upgrade - Overview

Outline

  • High-level design
  • Effort and cost estimates
  • Organisation
  • Interim-Upgrade Project Leader
  • Next steps
slide-2
SLIDE 2

Kick-Off: TDAQ Phase-II Upgrade - Overview

  • High-level design summary
  • Trigger
  • Efficiently select single electrons and muons with low thresholds (pT> 20 GeV)
  • Efficiently select di-photons, di-leptons and hadronic di-taus
  • For hadronic final states from jets use single jet, multi-jet, HT and ET miss
  • Hardware triggers are based on calorimeter and muon information, tracking

information may be exploited in a hardware trigger

  • Data Acquisition
  • Homogenous detector readout (FELIX)—early transition from custom hardware to

commodity computing and networking hardware and software

  • Receives detector data at up to 1 MHz and stores the data during the Event Filter

decision time

  • The Event Filter includes hardware tracking processors to allow for regional tracking

(if not already done at Level 1) and full event tracking (FTK++)

  • Up to 10 kHz of selected events transferred to mass storage
  • Software
  • Where appropriate Open software technologies
  • Application specific software
slide-3
SLIDE 3

Kick-Off: TDAQ Phase-II Upgrade - Overview

  • High-level design summary ... cont.
  • Two-level hardware trigger—so called Level-0 – Level-1 scenario
slide-4
SLIDE 4

Kick-Off: TDAQ Phase-II Upgrade - Overview

  • High-level design summary ... cont.
  • Two-level hardware trigger—so called Level-0 only scenario
slide-5
SLIDE 5

Kick-Off: TDAQ Phase-II Upgrade - Overview

slide-6
SLIDE 6

Kick-Off: TDAQ Phase-II Upgrade - Overview

  • High-level design summary ... cont.
  • Low latency Level-0 – Level-1
  • Level-0 – Level-1 scenario with different latencies & rates (Cf. IDR)
  • Characterised by:
  • Level-0 rate up to 4 MHz
  • Level-0 latency 25 µs (MPV – Maximum Possible Value)
  • Use of MDT moved to Level-1
  • NSW reacts only to Level-1
  • Scenarios being assessed by a sub-committee of the ATLAS Upgrade

Steering Committee

  • Preliminary report (read presentation) by sub-committee presented to ATLAS Upgrade

Steering Committee

slide-7
SLIDE 7
  • Initial estimate of required effort for CORE deliverables

For the architecture with a Level-0 – Level-1 hardware trigger

  • Typically for the period 2018 – 2025
  • Item 1.8 FTK++ includes effort common with item 1.7 Level-1 Track

Trigger

  • Common with EFTrack in the Level-0 only scenario
  • Items 1.9.x include software effort

Kick-Off: TDAQ Phase-II Upgrade - Overview

slide-8
SLIDE 8
  • Initial estimate of required CORE cost

For the architecture with a Level-0 – Level-1 hardware trigger

  • Cost differences, savings and/or increases, in the two architectures

described work in opposite directions at the level of the uncertainties

  • f the costing performed for the scoping document
  • Cost difference for the low-latency Level-0 – Level-1 scenario being evaluated
  • Costing revision expected by end 2016
  • To be compared to “possible available funds”
  • Information being compiled by ATLAS resource coordinator

Kick-Off: TDAQ Phase-II Upgrade - Overview

slide-9
SLIDE 9

Kick-Off: TDAQ Phase-II Upgrade - Overview

  • Evolution of TDAQ organisation

Software coordinator(s) ATLAS Executive Board Trigger & DAQ Project Leader Phase-II upgrade project leader Track triggering coordinator Processing Second stage Interface to ITk Simulation Level-0/1 coordinator Muon barrel Muon endcap Central trigger Level-0 calorimeter Level-1 global MDT trigger Event Selection coordinator Trigger & DAQ Institute Board ATLAS Upgrade Steering Committee Phase-I level-1 upgrade coordinator DAQ/Event Filter coordinator Control & configuration Dataflow Detector readout

. . .

Simulation Target menu Selection algorithms

. . .

Shows only those aspects of organisation relative to Phase-II

slide-10
SLIDE 10
  • Evolution of TDAQ organisation … cont.
  • Phase-2 upgrade project leader
  • Coordinates all Phase-2 upgrade activities
  • Reports to ATLAS upgrade coordinator and Trigger and DAQ management team
  • Coordinates with Phase-1 Level-1 coordinator
  • Phase-1 Level-1 becomes the Phase-2 Level-0
  • Specific Phase-2 system coordinators
  • Track triggering coordinator
  • Scope: L1Track or EFtrack and FTK++ hardware
  • Event selection coordinator
  • Scope: Target menu development; selection algorithms; simulation
  • Scope of some system coordinators increased to Phase-2 activities
  • Central trigger scope increased to cover L0CTP, L1CTP, RoIE & LTI
  • DAQ/Event Filter coordinator
  • Detector readout scope: FELIX and Data Handler
  • Dataflow scope: Storage Handler, event building, event aggregator and Event Filter
  • Where Event Filter refers to commodity hardware & infrastructure

Kick-Off: TDAQ Phase-II Upgrade - Overview

slide-11
SLIDE 11

Kick-Off: TDAQ Phase-II Upgrade - Overview

  • Evolution of TDAQ organisation … cont.
  • Phase-2 Working groups are established
  • Immediate objectives
  • Build on the sections of IDR titled “Areas of study up to the TDR”
  • Identify a list of distinct tasks to be completed up to the TDAQ Phase-2 TDR, including

effort and timeline

  • Identify a set of milestones that will provide, on a quarterly basis, a measure of

progress with respect to planning

  • Identify the non-core resources, e.g. testbeds, required for the work
  • Stimulate discussion
  • Encourage active participation
  • Initial work plans up to TDR by end of September TDAQ week
slide-12
SLIDE 12

Kick-Off: TDAQ Phase-II Upgrade - Overview

  • Some next steps
  • December 2017: TDAQ Phase-2 upgrade TDR
  • End September 2017: final draft for ATLAS review (and LHCC Referees)
  • Target approval in first half 2018—not critical
  • To achieve this
  • Appoint Interim Phase-2 Upgrade Project Leader
  • End October: overall TDR editor and chapter editors
  • End November: detailed TDR outline; process and milestones to final draft
  • TDAQ Phase-2 Memorandum of Understanding (MoU)
  • To be presented to ATLAS at the same time as the TDR
  • November TDAQ general meeting
  • Presentation and discussion of work plan and schedule to TDR
slide-13
SLIDE 13

Kick-Off: TDAQ Phase-II Upgrade - Overview

  • Interim Upgrade Project Leader
  • The Upgrade Organisation document prescribes the appointment of

an interim upgrade project leader, with a term up to the approval of the TDR

  • Following consultations
  • Members of the TDSG; a sample of TDAQ members; TDAQ IB chair;
  • the ATLAS Upgrade Coordinator; the ATLAS spokesperson
  • The TDMT propose to appoint Francesco Lanni (BNL) as the TDAQ

Phase-II Interim Upgrade project leader

  • Institutes represented in this meeting are requested to send any

comments concerning this proposal to the TDMT and/or the TDIB chair by Friday 7 October. If no significant objections are raised by this date, the appointment will be considered to be endorsed