IP Product Offerings Patent Pending Super Capacitor IP Test Chip - - PowerPoint PPT Presentation

ip product offerings
SMART_READER_LITE
LIVE PREVIEW

IP Product Offerings Patent Pending Super Capacitor IP Test Chip - - PowerPoint PPT Presentation

CurrentRF On-Chip Super Capacitor IP (Power Optimizer) Michael Hopkins Founder and CEO IP Product Offerings Patent Pending Super Capacitor IP Test Chip (Theory) + Patent Pending Super Capacitor IP Test Chip(Example) Minimum Total Efectve


slide-1
SLIDE 1

CurrentRF

Michael Hopkins Founder and CEO

On-Chip Super Capacitor IP (Power Optimizer)

slide-2
SLIDE 2

IP Product Offerings

Patent Pending

slide-3
SLIDE 3

Super Capacitor IP Test Chip (Theory)

Patent Pending

+

slide-4
SLIDE 4

Super Capacitor IP Test Chip(Example)

11uF Minimum 11uF Increase

The Efectve Capacitance Increase Follows the Base Input Capacitance

Minimum Total Efectve Capacitance Increase-- 22uF

Patent Pending

+

slide-5
SLIDE 5

CC_100 Super Capacitor IP (Theory)

Patent Pending

+

slide-6
SLIDE 6

CC_100 Super Capacitor IP (Example)

16pF Minimum 16pF Increase

The Efectve Capacitance Increase Follows the Base Input Capacitance

Minimum Total Efectve Capacitance Increase– 32pF

Patent Pending

+

slide-7
SLIDE 7

RF Amplifier Sensitivity Enhanced with the CC_100 Super Capacitor IP

Patent Pending

slide-8
SLIDE 8

Super Capacitor IP Integration

slide-9
SLIDE 9

CC_100 Super Cap IP Benefits/Features

  • Energy Harvesting (Up to 20% Reduction in Dynamic Current)
  • RF Emissions Reduction(Up to 20% over Standard DCAPs)
  • At least a 2X Effective Capacitance increase over standard DCAPs
  • A 25% reduction in Effective Series Inductance (ESL)
  • Enhanced System PSRR(Cleaner System Spectral Outputs)
  • Draws No Operational DC Power
  • CC_100 IP can be shaped into any form factor
  • CC_100 IP used as a standard DCAP
  • Customizable Design
slide-10
SLIDE 10

CC_100 IP Equals PowerStic/Exodus

slide-11
SLIDE 11

CC-100 IP Dynamic Power and Emissions Reduction

slide-12
SLIDE 12

CC-100 IP High Frequency Dynamic Emissions Reduction

slide-13
SLIDE 13

CC_100 IP Low Frequency Dynamic Emissions Reduction

20% Dynamic Power Reducton

slide-14
SLIDE 14

CC_100 Flash Memory Power and Emissions Reduction

slide-15
SLIDE 15

CC_100 IP S11 Input Reflection Performance

  • Almost Perfect

S11 Refecton Performance— SWR=1.00

  • Lowest

Impedance Point-370 Mhz

  • Tracks an 11uF

Capacitve Impedance Curve

slide-16
SLIDE 16

CC_100 IP S11 Total Reflection Performance

  • Network Analyzer

Detectors Actvated By CC_100 IP Return Current—

  • Slight Reducton

In Overall SWR

  • Lowest

Impedance Point-170 Mhz

  • Tracks a 22uF

Capacitve Impedance Curve

slide-17
SLIDE 17

CC_100 IP System PSRR Enhancement

  • Same Dynamic

Current Reducton

  • Spectral

Bandwidth Noise Reducton With Multple CC_100 IP Super Capacitor Cells.

slide-18
SLIDE 18

1322 Eagle Pointe Dr. Canonsburg, Pa. 15317 http://www.CurrentRF.com (209)-914-2305 Michael.Hopkins@CurrentRF.com