Introduction Dag T. Wisland Spring 2014 Outline Practical - - PowerPoint PPT Presentation

introduction
SMART_READER_LITE
LIVE PREVIEW

Introduction Dag T. Wisland Spring 2014 Outline Practical - - PowerPoint PPT Presentation

INF4420 Introduction Dag T. Wisland Spring 2014 Outline Practical information Curriculum overview Spring 2014 Introduction 3 Teaching and examination Lectures (2 3 hours) Problem solving class (2 hours) Lab exercises (2 hours) Final


slide-1
SLIDE 1

INF4420

Introduction

Dag T. Wisland Spring 2014

slide-2
SLIDE 2

Spring 2014 Introduction 3

Outline

  • Practical information
  • Curriculum overview
slide-3
SLIDE 3

Teaching and examination

Lectures (2‐3 hours) Problem solving class (2 hours) Lab exercises (2 hours) Final grade: Exam (60 %) Project (40 %)

Spring 2014 Introduction 4

slide-4
SLIDE 4

Lectures

Dag T. Wisland Room: 5405 (OJD, A, 5th floor) Phone: 22852705 Mobile: 91367679 Email: dagwis@ifi.uio.no Lectures Wednesdays 10:15 in OJD 3437 ‐ Sem. room C

Spring 2014 Introduction 5

slide-5
SLIDE 5

Problem solving class

Thanh Trung Nguyen (Trung) Room: 5403 Phone: 22840886 Email: nttrung@ifi.uio.no Assignments for each week (not mandatory) Tuesdays 10:15–12:00 in OJD 2458, Postscript One mandatory assignment

Spring 2014 Introduction 6

slide-6
SLIDE 6

Labs

Kenneth Mæland Email: kennem@ifi.uio.no Weekly labs to learn design tools and work on the project Tuesdays 12:15–14:00. Room TBA.

Spring 2014 Introduction 7

slide-7
SLIDE 7

Webpage

http://www.uio.no/studier/emner/matnat/ifi/INF4420/v14/

Spring 2014 Introduction 8

slide-8
SLIDE 8

Course content

From the course webpage:

"The course provides the know‐how and skills needed to design analogue and mixed‐signal integrated circuit modules using modern program tools. The main focus of the course is complex systems such as data converters (A/D, D/A) and phase‐locked loops (PLL). An introduction is given to CMOS technology and methods in order to implement passive components such as transistors, condensers and

  • coils. In addition, matching, optimisation and noise deflection are all key
  • aspects. The execution of project tasks will be a central part of the

teaching."

Spring 2014 Introduction 9

slide-9
SLIDE 9

Learning outcomes

From the course webpage:

"Students will have the skills needed to design an integrated mixed‐ signal circuit in CMOS using modern design tools."

Spring 2014 Introduction 10

slide-10
SLIDE 10

What is expected of you

The course builds on

  • INF3410 (analog, Laplace, freq. response)
  • INF3400 (digital, basic transistor, layout)

Please ask questions and give feedback

Spring 2014 Introduction 11

slide-11
SLIDE 11

Integrated circuits

Integrated circuits are “everywhere” Cost is a driver for new technology. Reduced feature size, smaller dies, CPF decreases, more features on the same die (SoC). Larger wafers. Reduced feature size helps performance. Is scaling good for analog?

Spring 2014 Introduction 12

slide-12
SLIDE 12

Mixed signal circuits

Spring 2014 Introduction 13

What are mixed‐signal circuits?

Analog + Digital?

slide-13
SLIDE 13

Why mixed signal?

Digital circuits are more robust and can be designed more systematically. Usually, most of the system and signal processing will be digital content. We need circuits for regulating supply voltage, clocking, digitizing audio and sensor outputs, communication circuits, etc.

Spring 2014 Introduction 14

slide-14
SLIDE 14

Mixed signal circuits

Digital content dominate. Process development is geared towards reducing cost‐per‐function (CPF). Analog and RF functions have to keep up (cost benefits of placing all functions on one die) → More than Moore, Through‐silicon via

Spring 2014 Introduction 15

slide-15
SLIDE 15

Mixed signal circuits

New ideas to take advantage of new process technology, and new uses of integrated circuits. Important to have a good understanding of analog and mixed signal circuits. Understand how circuits can be improved and see new possibilities.

Spring 2014 Introduction 16

slide-16
SLIDE 16

Mixed signal circuits

Example:

DALLAS, Aug. 23 /PRNewswire/ ‐‐ Texas Instruments Incorporated (TI) (NYSE: TXN) today introduced a dual‐channel, single‐lane serial‐ATA (SATA) redriver and signal conditioner, featuring the lowest active power and lowest automatic low‐power (ALP) mode of any 6‐Gbps redriver/equalizers available today. The SN75LVCP601 has a maximum active power consumption of 290 mW, or approximately 50 percent less than the nearest competitor, extending critical battery life in portable electronics, such as notebook PCs. ...

Spring 2014 Introduction 17

slide-17
SLIDE 17

Design flow

Top‐down design Specification + different levels of abstraction Meeting specs across PVT with min power Usually, big savings are in the architecture

Spring 2014 Introduction 18

slide-18
SLIDE 18

Abstraction

System level (block diagrams, MATLAB) Schematics (SPICE) Layout (CAD, DRC, ERC, LVS)

Spring 2014 Introduction 19

slide-19
SLIDE 19

Curriculum

Carusone, Johns, Martin: Analog Integrated Circuit Design, 2nd Edition International Student Version, Wiley http://analogicdesign.com “Second half” of the book. First part covered in INF3410

Spring 2014 Introduction 20

slide-20
SLIDE 20

Layout and technology (Ch 2)

Spring 2014 Introduction 21

slide-21
SLIDE 21

Comparators (Ch 10)

Spring 2014 Introduction 22

Important building block for ADCs

slide-22
SLIDE 22

Sample and hold (Ch 11)

Spring 2014 Introduction 23

Frontend required in many ADCs. Important for ADC performance.

slide-23
SLIDE 23

Discrete time (Ch 13)

Spring 2014 Introduction 24

Important to understand how sampling affects the signal. z-transform to analyze sampled systems.

slide-24
SLIDE 24

Switched capacitor circuits (Ch 14)

Discrete time analog signal processing Why?

Spring 2014 Introduction 25

slide-25
SLIDE 25

Data converters (Ch 15–18)

Spring 2014 Introduction 26

slide-26
SLIDE 26

Phase locked loops (Ch 19)

Spring 2014 Introduction 27

  • Frequency

multiplication

  • Frequency

synthesis

  • Clock deskew

(PLL or DLL)

  • Clock recovery

(from serial data)

  • Demodulation
slide-27
SLIDE 27

Project

Counts 40 % towards the final grade Final report is very important Last year: Sample and hold circuit This year: Digital‐to‐Analog Converter (DAC) Work in groups of two Presentation

Spring 2014 Introduction 28

slide-28
SLIDE 28

Process design kit (PDK)

TSMC 90 nm MS/RF LP 1.2 V with 2.5 V I/O

http://www.europractice‐ic.com/technologies_TSMC.php?tech_id=90nm

Simulation models PCells for generating component layout Rule decks for DRC, ERC, and LVS NDA is required to access the kit.

Spring 2014 Introduction 29

slide-29
SLIDE 29

Exam

Counts 60 % towards the final grade

Spring 2014 Introduction 30

slide-30
SLIDE 30

Student reference group

  • One or two students
  • Give feedback on behalf of the students
  • Answer questions …

Spring 2014 Introduction 31