If this stuff is so great, then why isnt everybody doing it? Harry - - PowerPoint PPT Presentation

if this stuff is so great then
SMART_READER_LITE
LIVE PREVIEW

If this stuff is so great, then why isnt everybody doing it? Harry - - PowerPoint PPT Presentation

If this stuff is so great, then why isnt everybody doing it? Harry Foster Chief Verification Scientist Functional Verification Technique Adoption An Optimistic View of the Productivity Gap Lets assume Number of transistor doubles


slide-1
SLIDE 1

If this stuff is so great, then why isn’t everybody doing it?

Harry Foster

Chief Verification Scientist

slide-2
SLIDE 2

An Optimistic View of the Productivity Gap

Productivity Gap

Verify Design Manufacture Time (years) Size (# transistors)

Let’s assume…

  • Number of transistor doubles every 18 months (58% / yr)
  • Amount of logic we can design doubles every 2 years (41% / yr)
  • Amount of logic we can verify doubles every 2.5 years (25% per year)

Functional Verification Technique Adoption

19% 40% 48% 37%

0% 20% 40% 60% 80% 100%

FORMAL PROPERTY CHECKING ASSERTIONS FUNCTIONAL COVERAGE CODE COVERAGE ANALYSIS

Farwest Research and Mentor Graphics, 2008

slide-3
SLIDE 3

3

EDA Cost per Transistor vs Total IC Revenue per Transistor

Source: SIA, VLSI Research, Federal Reserve Note: EDA Cost Consists of EDA License and Maintenance revenue adjusted for Inflation… 1985 - 2007

1.00E-09 1.00E-08 1.00E-07 1.00E-06 1.00E-05 1.00E-04 1.00E+13 1.00E+14 1.00E+15 1.00E+16 1.00E+17 1.00E+18 1.00E+19 1.00E+20

EDA Cost/Transistor ($)

IC Revenue/Transistor ($)

1.00E-09 1.00E-08 1.00E-07 1.00E-06 1.00E-05 1.00E-04

ATE Capital Cost/Transistor ($)

EDA License & Maintenance/IC Revenue (% Percent)

0.0% 0.5% 1.0% 1.5% 2.0% 2.5% 3.0% 3.5% 4.0% 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008

Source: Mentor Graphics, EDAC MSS & SIA WSTS

EDA Revenue Is Flat 2% of IC Revenue

10,000 100,000 1,000,000 10,000,000 100,000,000 1,000,000,000 10,000,000,000 100,000,000,000 1,000,000,000,000 10,000,000,000,000 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007

Quantity Transistors/Engineer Total Engineers

Source: Technology Research Group – EDA Database, 1986, EDA TAM, 1989 & Gartner/Dataquest 2005 Seat Count Report, Gary Smith EDA, 2008 Seat Count Analysis VLSI Research, 2008 - Transistors Produced Analysis

Transistors Produced per Hardware Developer Nearly 4-Orders of Magnitude since 1985

slide-4
SLIDE 4

SOC Design Costs Forecasted to Exceed $100 Million Within 3 Years

Impact of Design Technology on SOC Consumer Portable Implementation Cost

20 40 60 80 100 120 2007e 2008f 2009f 2010f 2011f 2012f

$ US Millions

Hardware Costs Software Costs

1 2

1 Total Hardware Engineering Costs + EDA Tool Costs 2 Total Software Engineering Costs + Electronic Software Design Tool Costs Source: 2007 ITRS Roadmap Notes:

4

159.5 158.5 157.6 156.6 312 325.8 337.8 348.3

50 100 150 200 250 300 350 400 2006 2007 2008 2009 Hardware Software

Source: VDC - Embedded Systems Market Statistics 2007

Software Developers Outnumber Hardware Developers 2-to-1

Buses CPU MEM HW

SW Driver

HW

SW Driver

HW

SW Driver

HW

SW Driver

OS Middleware Service Abstraction Apps Apps Apps Apps Apps

To solve the rising cost of complex chip design will require more automation in the software development process! How can formal help here?

Need for Software Development Automation

System Design Has Shifted to the Semiconductor Suppliers

slide-5
SLIDE 5

But, getting back to the question…. Why isn’t everyone doing it?

 Characteristics of best-in-class….

— Invest in dedicated formal resource… — Plan their approach…. — Focused on maturing expertise…. — Implement metrics to quantify the process…

Needed Solutions and Research…

 Lack of confidence metrics….

—Industry wants solutions that allow

them to merge and analyze coverage(?) across many different system domains…

slide-6
SLIDE 6