hardware speculation
play

HARDWARE SPECULATION Mahdi Nazm Bojnordi Assistant Professor - PowerPoint PPT Presentation

Mar 09, 2024 •47 likes •587 views

HARDWARE SPECULATION Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah CS/ECE 6810: Computer Architecture Overview Announcement Homework 3 is due tonight (11:59PM) Midterm exam: Oct. 14 th (right after

  1. HARDWARE SPECULATION Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah CS/ECE 6810: Computer Architecture

  2. Overview ¨ Announcement ¤ Homework 3 is due tonight (11:59PM) ¤ Midterm exam: Oct. 14 th (right after Fall break) ¨ This lecture ¤ Out-of-order pipeline n Issue queue n Register renaming n Branch recovery n Speculated execution

  3. Recall: Out-of-Order Execution ¨ Producer-consumer chains on the fly ¤ Register renaming: remove anti-/output-dependences via register tags ¤ Limited by the number of instructions in the instruction window (ROB) ¨ Out-of-order issue (dispatch) ¤ Broadcast tags to waiting instructions ¤ Wake up ready instructions and select among them ¨ Out-of-order execute/complete ¨ In-order fetch/decode and commit

  4. Out-of-Order Pipelines ¨ Distributed reservation stations ¤ In-order issue/dispatch Res. Station FU-1 … Register Res. Station FU-n File Inst. Inst. Res. Station Branch Memory Decoder Res. Station Data Memory Re-Order Buffer (ROB) Fetch Decode Rename Issue Execute Complete Commit

  5. Out-of-Order Pipelines ¨ Out of order issue/dispatch to functional units ¤ Out-of-order issue/dispatch Issue Queue (IQ) FU-1 … Register FU-n File Inst. Inst. Branch Memory Decoder Data Memory Re-Order Buffer (ROB) Fetch Decode Rename Issue Execute Complete Commit

  6. Out-of-Order Issue Queue ¨ Two step wakeup and select logic broadcast tag Rdy-1 Reg-1 Reg-2 Rdy-2 … = =

  7. Out-of-Order Issue Queue ¨ Two step wakeup and select logic broadcast tag Rdy-1 Reg-1 Reg-2 Rdy-2 … = = … Rdy-1 Reg-1 Reg-2 Rdy-2 … = =

  8. Out-of-Order Issue Queue ¨ Two step wakeup and select logic broadcast tag Selection Logic Rdy-1 Reg-1 Reg-2 Rdy-2 … = = Selected Instructions … Rdy-1 Reg-1 Reg-2 Rdy-2 … = =

  9. Register Renaming ¨ Register aliasing table for fast lookup Issue Queue (IQ) Register FU-1 Aliasing … Table Register FU-n (RAT) File Inst. Inst. Branch Memory Decoder Data Memory Re-Order Buffer (ROB) Fetch Decode Rename Issue Execute Complete Commit

  10. Register Renaming ¨ Register aliasing table for fast lookup Issue Queue (IQ) Register FU-1 Aliasing … Table Register FU-n (RAT) File Inst. Inst. Branch Memory Decoder Where Data Memory to write? Re-Order Buffer (ROB) Fetch Decode Rename Issue Execute Complete Commit

  11. Register Renaming ¨ Register aliasing table for fast lookup How to add entries Issue Queue (IQ) to RAT? Register FU-1 Aliasing … Table Register FU-n (RAT) File Inst. Inst. Branch Memory Decoder Where Data Memory to write? Re-Order Buffer (ROB) Fetch Decode Rename Issue Execute Complete Commit

  12. Register Renaming ¨ Register aliasing table for fast lookup How to add entries Issue Queue (IQ) to RAT? Search the table for Register FU-1 Aliasing an unallocated tag! … Table Register FU-n (RAT) File Inst. Inst. Branch Memory Decoder Where Data Memory to write? Re-Order Buffer (ROB) Fetch Decode Rename Issue Execute Complete Commit

  13. Register Renaming ¨ Free register list for fast register renaming Issue Queue (IQ) Register FU-1 Aliasing … Table Register FU-n (RAT) File Inst. Inst. Free Branch Memory Decoder Register List Data Memory Re-Order Buffer (ROB) Fetch Decode Rename Issue Execute Complete Commit

  14. Register Renaming ¨ Free register list for fast register renaming Proceed only if there is free space in IQ, Issue Queue (IQ) ROB, and Free List Register FU-1 Aliasing … Table Register FU-n (RAT) File Inst. Inst. Free Branch Memory Decoder Register List Data Memory Re-Order Buffer (ROB) Fetch Decode Rename Issue Execute Complete Commit

  15. Register Renaming ¨ Free register list for fast register renaming Proceed only if there is free space in IQ, Issue Queue (IQ) ROB, and Free List Register FU-1 When is it safe to Aliasing … free a tag? Table Register FU-n (RAT) File Inst. Inst. Free Branch Memory Decoder Register List Data Memory Re-Order Buffer (ROB) Fetch Decode Rename Issue Execute Complete Commit

  16. Example: Instruction Commit ¨ Update value in ROB R1->T0 T0=V2+V3 R10->T1 R1: ?? R2: V2 R3: V3 … T2, T3, T4, … T1=Mem[10] Head … ld,R10 +, R1 T4 T3 T2 T1 T0

  17. Example: Instruction Commit ¨ Update value in ROB T0,V1 R1->T0 T0=V2+V3 R10->T1 R1: ?? R2: V2 R3: V3 … T2, T3, T4, … T1=Mem[10] … ld,R10 +, R1 T4 T3 T2 T1 T0

  18. Example: Instruction Commit ¨ Register file write R1->T0 ALU R10->T1 R1: ?? R2: V2 R3: V3 … T2, T3, T4, … T1=Mem[10] R1,V1 … ld,R10 +, R1 T4 T3 T2 T1 T0

  19. Example: Instruction Commit ¨ Update tables and ROB R10->T1 ALU R1: V1 R2: V2 R3: V3 … T2, T3, T4, …, T0 T1=Mem[10] … ld,R10 T4 T3 T2 T1 T0

  20. Example: Instruction Rename ¨ Allocate entries on ROB, IQ, and FL R10->T1 ALU R1: V1 R2: V2 R3: V3 R2=R1+R2 … T2, T3, R3=R1+R2 T4, …, R5=R1+R9 T0 T1=Mem[10] … ld,R10 T4 T3 T2 T1 T0

  21. Example: Instruction Rename ¨ Allocate entries on ROB, IQ, and FL T2=V1+V2 R10->T1 ALU R2->T2 R1: V1 R2: ?? R3: V3 R3=R1+R2 … R5=R1+R9 T3, T4, …, T0 T1=Mem[10] … +,R2 ld,R10 T4 T3 T2 T1 T0

  22. Example: Instruction Rename ¨ Allocate entries on ROB, IQ, and FL T3=V1+T2 T2=V1+V2 R10->T1 ALU R2->T2 R1: V1 R3->T3 R2: ?? R3: ?? R5=R1+R9 … T4, …, T0 T1=Mem[10] … +,R3 +,R2 ld,R10 T4 T3 T2 T1 T0

  23. Example: Instruction Rename ¨ Instruction has to wait for free resources T3=V1+T2 T2=V1+V2 R10->T1 ALU R2->T2 R1: V1 R3->T3 R2: ?? R3: ?? R5=R1+R9 … T4, …, T0 T1=Mem[10] … +,R3 +,R2 ld,R10 T4 T3 T2 T1 T0

  24. Example: Instruction Issue ¨ Issue ready instruction if free FU exists T3=V1+T2 R10->T1 T2=V1+V2 R2->T2 R1: V1 R3->T3 R2: ?? R3: ?? R5=R1+R9 … T4, …, T0 T1=Mem[10] … +,R3 +,R2 ld,R10 T4 T3 T2 T1 T0

  25. Example: Instruction Issue ¨ Out-of-order issue is now possible T3=V1+T2 T4=V1+V9 R10->T1 T2=V1+V2 R2->T2 R1: V1 R3->T3 R2: ?? R5->T4 R3: ?? … T5, …, T0 T1=Mem[10] … +,R5 +,R3 +,R2 ld,R10 T4 T3 T2 T1 T0

  26. Example: Instruction Issue ¨ Out-of-order issue is now possible T3=V1+T2 T4=V1+V9 R10->T1 T2=V1+V2 R2->T2 R1: V1 R3->T3 R2: ?? R5->T4 R3: ?? … T5, …, T0 T1=Mem[10] … +,R5 +,R3 +,R2 ld,R10 T4 T3 T2 T1 T0

  27. Example: Instruction Issue ¨ Out-of-order issue is now possible T3=V1+T2 T4=V1+V9 T2,V2 R10->T1 T2=V1+V2 R2->T2 R1: V1 R3->T3 R2: ?? R5->T4 R3: ?? … T5, …, T0 T1=Mem[10] … +,R5 +,R3 +,R2 ld,R10 T4 T3 T2 T1 T0

  28. Example: Instruction Issue ¨ Wakeup and select T3=V1+V2 T4=V1+V9 R10->T1 ALU R2->T2 R1: V1 R3->T3 R2: ?? R5->T4 R3: ?? … T5, …, T0 T1=Mem[10] … +,R5 +,R3 +,R2 ld,R10 T4 T3 T2 T1 T0

  29. Example: Instruction Issue ¨ Keep the program order to avoid starvation T4=V1+V9 R10->T1 T3=V1+V2 R2->T2 R1: V1 R3->T3 R2: ?? R5->T4 R3: ?? … T5, …, T0 T1=Mem[10] … +,R5 +,R3 +,R2 ld,R10 T4 T3 T2 T1 T0

  30. Example: Instruction Issue ¨ Keep the program order to avoid starvation T4=V1+V9 T3,V3 R10->T1 T3=V1+V2 R2->T2 R1: V1 R3->T3 R2: ?? R5->T4 R3: ?? … T5, …, T0 T1=Mem[10] … +,R5 +,R3 +,R2 ld,R10 T4 T3 T2 T1 T0

  31. Example: Instruction Execute ¨ Issue ready instructions R10->T1 T4=V1+V9 R2->T2 R1: V1 R3->T3 R2: ?? R5->T4 R3: ?? … T5, …, T0 T1=Mem[10] … +,R5 +,R3 +,R2 ld,R10 T4 T3 T2 T1 T0

  32. Example: Instruction Execute ¨ Issue ready instructions T4,V4 R10->T1 T4=V1+V9 R2->T2 R1: V1 R3->T3 R2: ?? R5->T4 R3: ?? … T5, …, T0 T1=Mem[10] … +,R5 +,R3 +,R2 ld,R10 T4 T3 T2 T1 T0

  33. Example: Instruction Execute ¨ Update ROB R10->T1 ALU R2->T2 R1: V1 R3->T3 R2: ?? R5->T4 R3: ?? … T5, …, T0 T1=Mem[10] … +,R5 +,R3 +,R2 ld,R10 T4 T3 T2 T1 T0

  34. Example: Instruction Execute ¨ Update ROB R10->T1 ALU R2->T2 R1: V1 R3->T3 R2: ?? R5->T4 R3: ?? … T5, …, T0 T1,V10 T1=Mem[10] … +,R5 +,R3 +,R2 ld,R10 T4 T3 T2 T1 T0

  35. Register Renaming Example ¨ Where values are stored? Issue Queue Functional Units Register File Decode Queue R1 R1 ß R1 + R2 tags R2 R2 ß R1 - R3 R1 Reorder Buffer R3 BEQ R2, R0 R2 … ROB 1 T0 R3 ß R1 ^ R2 R3 ROB 2 T1 R1 ß R3 & R2 … ROB 3 T2 ROB 4 T3 ROB 5 T4

  36. Register Renaming Example ¨ Where values are stored? Issue Queue Functional Units T0 ß R1 + R2 Register File Decode Queue R1 R1 ß R1 + R2 tags R2 R2 ß R1 - R3 R1 T0 Reorder Buffer R3 BEQ R2, R0 R2 … R1 ROB 1 T0 R3 ß R1 ^ R2 R3 ROB 2 T1 R1 ß R3 & R2 … ROB 3 T2 ROB 4 T3 ROB 5 T4

  37. Register Renaming Example ¨ Where values are stored? Issue Queue Functional Units T0 ß R1 + R2 T1 ß T0 - R3 Register File Decode Queue R1 R1 ß R1 + R2 tags R2 R2 ß R1 - R3 R1 T0 Reorder Buffer R3 BEQ R2, R0 R2 T1 … R1 ROB 1 T0 R3 ß R1 ^ R2 R3 ROB 2 T1 R2 R1 ß R3 & R2 … ROB 3 T2 ROB 4 T3 ROB 5 T4

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend

Hardware Support for Compiler Speculation Hardware support for preserving exception behavior

Hardware Support for Compiler Speculation Hardware support for preserving exception behavior

Hardware Support for Compiler Speculation Hardware support for preserving exception behavior ignore exception until instruction is no longer speculative handle resumable exceptions return undefined value for terminating exceptions

73 views • 3 slides
Hardware-Based Speculation Or how it is in real life

Hardware-Based Speculation Or how it is in real life

Hardware-Based Speculation Or how it is in real life Dynamic branch predic/on to choose which instruc1ons Specula/on to allow instruc1ons to

399 views • 7 slides
Years Guri Sohi University of Wisconsin-Madison Outline Speculation infancy performance

Years Guri Sohi University of Wisconsin-Madison Outline Speculation infancy performance

Still Speculating After All These Years Guri Sohi University of Wisconsin-Madison Outline Speculation infancy performance Speculation adolescence energy Speculation maturity security 2 Speculation Infancy

1.02k views • 23 slides
Prediction and speculation : the role of stochastic models of program behaviour in the

Prediction and speculation : the role of stochastic models of program behaviour in the

Prediction and speculation : the role of stochastic models of program behaviour in the performance of modern computers r. innocente 20 Nov 2005 roberto innocente 1 1 Speculation from the Merriam-Webster dict : an assumption of an

842 views • 67 slides
BCs Speculation & Vacancy Tax Register to claim your exemption by March 31 st , 2019 What

BCs Speculation & Vacancy Tax Register to claim your exemption by March 31 st , 2019 What

BCs Speculation & Vacancy Tax Register to claim your exemption by March 31 st , 2019 What is the Speculation & Vacancy Tax? Payment is due by July 2, 2019 Annual tax paid by some owners of residential properties in designated

601 views • 11 slides
Security Needs a Better Hardware-Software Contract Gernot Heiser | gernot@unsw.edu.au |

Security Needs a Better Hardware-Software Contract Gernot Heiser | gernot@unsw.edu.au |

Security Needs a Better Hardware-Software Contract Gernot Heiser | gernot@unsw.edu.au | @GernotHeiser DAC19, Las Vegas, 5 June 2019 https://trustworthy.systems Threats Speculation An unknown unknown until recently A known

464 views • 29 slides
What is Excessive Speculation and Why is There So Much of It? (with apologies to Gertrude

What is Excessive Speculation and Why is There So Much of It? (with apologies to Gertrude

What is Excessive Speculation and Why is There So Much of It? (with apologies to Gertrude Stein) James L. Smith Southern Methodist University, Dallas TX USA March 21, 2014 Objectives To clarify the meaning of excessive

639 views • 34 slides
CSC2/458 Parallel and Distributed Systems Automatic Parallelization in Hardware Sreepathi Pai

CSC2/458 Parallel and Distributed Systems Automatic Parallelization in Hardware Sreepathi Pai

CSC2/458 Parallel and Distributed Systems Automatic Parallelization in Hardware Sreepathi Pai January 25, 2018 URCS Outline Pipelining Superscalar and Out-of-order Execution Speculation Outline Pipelining Superscalar and Out-of-order

820 views • 29 slides
Models The Joy of Speculation scientific method What is it? Is this how science works? When

Models The Joy of Speculation scientific method What is it? Is this how science works? When

Models The Joy of Speculation scientific method What is it? Is this how science works? When I examine myself and my methods of thought, I come close to the conclusion that the gift of imagination has meant more to me than any talent for

562 views • 18 slides
VC. VC. Hardware Startup The Hardware Revolu/on The Hardware Revolution Removing Barriers to

VC. VC. Hardware Startup The Hardware Revolu/on The Hardware Revolution Removing Barriers to

The Business of Making Strategies for Success from Startup to Exit Hardware and Robotic Startup Accelerator what hardware used to be . VC. VC. Hardware Startup The Hardware Revolu/on The Hardware Revolution Removing Barriers to Entry Open

604 views • 32 slides
Sentiment and speculation in a market with heterogeneous beliefs Ian Martin Dimitris

Sentiment and speculation in a market with heterogeneous beliefs Ian Martin Dimitris

Sentiment and speculation in a market with heterogeneous beliefs Ian Martin Dimitris Papadimitriou September, 2020 Martin & Papadimitriou Sentiment and speculation September, 2020 1 / 42 Introduction Agents disagree about the

706 views • 48 slides
Sec Secure ure Hardware Hardware and Hardware and Hardware- En Enabled abled Security

Sec Secure ure Hardware Hardware and Hardware and Hardware- En Enabled abled Security

SP SPACE ACE 201 2016 Sec Secure ure Hardware Hardware and Hardware and Hardware- En Enabled abled Security Security: : New Front New Frontiers iers Swarup Bhunia Professor Electrical & Computer Engineering SPACE | Dec 2016 1

607 views • 29 slides
EE 457 Unit 9b In-Order Completion Speculation 2 Credits Some of the material in this

EE 457 Unit 9b In-Order Completion Speculation 2 Credits Some of the material in this

1 EE 457 Unit 9b In-Order Completion Speculation 2 Credits Some of the material in this presentation is taken from: Computer Architecture: A Quantitative Approach John Hennessy & David Patterson Some of the material in this

886 views • 49 slides
CSE 120 Hardware How hardware works Operating Systems Layer What the kernel does API

CSE 120 Hardware How hardware works Operating Systems Layer What the kernel does API

Overview CSE 120 Hardware How hardware works Operating Systems Layer What the kernel does API What the programmer does July 27, 2006 Day 8 Input/Output Instructor: Neil Rhodes 2 Hardware Hardware Kinds Bus : a set of wires

613 views • 6 slides
Predication and Speculation Last time Instruction scheduling Profile-guided

Predication and Speculation Last time Instruction scheduling Profile-guided

Predication and Speculation Last time Instruction scheduling Profile-guided optimizations How can we increase our scheduling window? How can we move excepting instructions (loads) above splits? A Today Brief history of

262 views • 13 slides
software and hardware for the Internet of Things. Choose hardware Design hardware Design

software and hardware for the Internet of Things. Choose hardware Design hardware Design

Zeidman Technologies has created a fundamentally new way to develop embedded software and hardware for the Internet of Things. Choose hardware Design hardware Design software Initial hardware choices determine Integrate functionality and

185 views • 15 slides
Defining the Chief Innovation Officer Role CINO Compensation 2018, USA Law Firm Base Salary

Defining the Chief Innovation Officer Role CINO Compensation 2018, USA Law Firm Base Salary

Defining the Chief Innovation Officer Role CINO Compensation 2018, USA Law Firm Base Salary $350,000-$525,000 Plus 30-40% bonus Total Cash Compensation: $650,000-$800,000 Corporate Base Salary $225,000-$450,000 plus bonus and various

79 views • 7 slides
Bounds on Deviation average IQ = 100. Markov Bound What fraction of the people can possibly have

Bounds on Deviation average IQ = 100. Markov Bound What fraction of the people can possibly have

Mathematics for Computer Science Example: IQ MIT 6.042J/18.062J IQ measure was constructed so that Bounds on Deviation average IQ = 100. Markov Bound What fraction of the people can possibly have an IQ 300? at most 1/3 markov.1

418 views • 4 slides
A Quantum Quench of the Sachdev-Ye-Kitaev Model Julia Steinberg Harvard University

A Quantum Quench of the Sachdev-Ye-Kitaev Model Julia Steinberg Harvard University

A Quantum Quench of the Sachdev-Ye-Kitaev Model Julia Steinberg Harvard University arXiv:1703.07793 [cond-mat.str-el] Chaos, Topology, and Dualities in Condensed Matter Theory UIUC November 4, 2017 Collaborators Valentin Kasper Subir

590 views • 22 slides
IEEE-SA P2020 Kick-Off Meeting 20 September 2016, AutoWorld, Brussels, Belgium Agenda Call

IEEE-SA P2020 Kick-Off Meeting 20 September 2016, AutoWorld, Brussels, Belgium Agenda Call

IEEE-SA P2020 Kick-Off Meeting 20 September 2016, AutoWorld, Brussels, Belgium Agenda Call to Order & Introductions Robert Stead Scope and Purpose of Working Group Robert Stead IEEE Patent Policy Michael Kipness

524 views • 37 slides
Gelman-Hill Chapter 3 Linear Regression Basics In linear regression with a single independent

Gelman-Hill Chapter 3 Linear Regression Basics In linear regression with a single independent

Gelman-Hill Chapter 3 Linear Regression Basics In linear regression with a single independent variable, as we have seen, the fundamental equation is y b x b 1 0 where y , b b b 1

397 views • 22 slides
What's in a number? The balance between EQ & IQ during uncertainty Dr Be Pannell in

What's in a number? The balance between EQ & IQ during uncertainty Dr Be Pannell in

What's in a number? The balance between EQ & IQ during uncertainty Dr Be Pannell in conversation with Virginia Mansell 23 July 2020 A few tips to guide our session: - Please keep your microphone on mute until you are in the breakout

427 views • 7 slides
USRP RF calibration utilities and impairments correction techniques Josh Blum - @ Ettus

USRP RF calibration utilities and impairments correction techniques Josh Blum - @ Ettus

USRP RF calibration utilities and impairments correction techniques Josh Blum - @ Ettus Research Let us discuss: Filter response IQ imbalance DC level Calibration utilities Two stage tuning RX and TX DSP chain config

371 views • 13 slides
Oriented Exchange Graphs & Torsion Classes Al Garver (joint with Thomas McConville)

Oriented Exchange Graphs & Torsion Classes Al Garver (joint with Thomas McConville)

Oriented Exchange Graphs & Torsion Classes Al Garver (joint with Thomas McConville) University of Minnesota Representation Theory and Related Topics Seminar - Northeastern University October 30, 2015 1 / 25 Outline Oriented exchange

821 views • 39 slides

More recommend