H-Store:
A Specialized Architecture for High-throughput OLTP Applications
Evan Jones (MIT) Andrew Pavlo (Brown) 13th Intl. Workshop on High Performance Transaction Systems October 26, 2009
H-Store: A Specialized Architecture for High-throughput OLTP - - PowerPoint PPT Presentation
H-Store: A Specialized Architecture for High-throughput OLTP Applications Evan Jones (MIT) Andrew Pavlo (Brown) 13 th Intl. Workshop on High Performance Transaction Systems October 26, 2009 October 26, 2009 Intel Xeon E5540 (Nehalem/Core i7)
Evan Jones (MIT) Andrew Pavlo (Brown) 13th Intl. Workshop on High Performance Transaction Systems October 26, 2009
October 26, 2009
Source: Intel 64 and IA-32 Architectures Optimization Reference Manual
October 26, 2009
October 26, 2009
October 26, 2009
Source: S. Harizopoulos, D. J. Abadi, S. Madden, M. Stonebraker, “OLTP Under the Looking Glass”, SIGMOD 2008.
October 26, 2009
October 26, 2009
Source: R. Shoup, D. Pritchett, “The eBay Architecture,” SD Forum, Nov. 2006.
October 26, 2009
October 26, 2009
October 26, 2009
2 4 6 8 10 12 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Relative Speed Up CPUs
October 26, 2009
Ideal Partitions Threads
October 26, 2009
[1] R. Johnson et al., "Shore-MT: A Scalable Storage Manager for the Multicore Era," EDBT 2009.
October 26, 2009
October 26, 2009
DISTRICT CUSTOMER ORDER_ITEM ITEM STOCK WAREHOUSE ORDERS DISTRICT CUSTOMER ORDER_ITEM STOCK ORDERS ITEM
Replicated
WAREHOUSE
ITEM ITEMj ITEM ITEM ITEM
October 26, 2009
P2 P4 DISTRICT CUSTOMER ORDER_ITEM STOCK ORDERS
Replicated
WAREHOUSE P1 P1 P1 P1 P1 P1 P2 P2 P2 P2 P2 P2 P3 P3 P3 P3 P3 P3 P4 P4 P4 P4 P4 P4 P5 P5 P5 P5 P5 P5 P5 P3 P1
ITEM ITEM ITEM ITEM ITEM
ITEM
Core1 Core2 HT2 HT1 Core1 Core2 HT2 HT1
October 26, 2009
P1
ITEM
P2
ITEM
P5
ITEM
P4
ITEM
P3
ITEM
Node 1 Node n
P1
P2 P3 P4 P5
October 26, 2009
October 26, 2009