SLIDE 1
FE65-P2 Timing Dispersion Student Instrumentation Meeting Katie - - PowerPoint PPT Presentation
FE65-P2 Timing Dispersion Student Instrumentation Meeting Katie - - PowerPoint PPT Presentation
FE65-P2 Timing Dispersion Student Instrumentation Meeting Katie Dunne Dec 2 , 2016 FE65-P2: Overview 8 chips in 1 2x2 Analog Pixels Prototype Pixel Readout Digital Region Chip: Successor to FE-I4 Predecessor to RD53A 2 Hybrid Pixel
SLIDE 2
SLIDE 3
Hybrid Pixel Detectors
3 Charge is collected Sensor bump bonded to pads surrounding analog front ends
SLIDE 4
FE65-P2: Overview
4
Sensor Pre-Amp
QThr
Comparator VThr
Digital Region
Clock | ToT |
Tests done on chip without sensor: hit is simulated with injected charge
SLIDE 5
5
Propagation of Delay
SLIDE 6
Delay
6
Sensor Pre-Amp Comparator
Digital Region
VThr
Injection -> Amplifier
Constant
QThr
SLIDE 7
Delay
7
Sensor Pre-Amp Comparator
Digital Region
Injection -> Amplifier
Constant
VThr
Amp -> Crossing Threshold
Varies with size of hit
QThr
SLIDE 8
Delay
8
Sensor Pre-Amp Comparator
Digital Region
Injection -> Amplifier
Constant
VThr
Amp -> Crossing Threshold
Varies with size of hit
Crossing Threshold
- > Comp output
Varies with Comparator Current
QThr
SLIDE 9
9
PlsrDelay Measurements
SLIDE 10
10
Per Pixel Delay PlsrDelay is a 256 bit register with each bit corresponding to a specific delay in nanoseconds Global Latency chosen so that sweeping through PlsrDelay settings 0->255 gives rising and falling edge in hit occupancy for each pixel PlsrDelay scan is run at different Comparator currents
- > controlled by voltage bias: CompVbn
Mean delay in ns of each pixel is recorded
SLIDE 11
11 Measuring 1 bunch crossing Width of each box = 25ns Dispersion is std deviation of mean of all pixels in a Column Flavor
PlsDelay Measurements
SLIDE 12
12 Delay settings 0->255 must be converted to ns
Setting -> Delay Conversion
Injection Clock
Measure Δt between clock & injection at each PlsrDelay setting
PlsrDelay step size in nanoseconds is a property of test board
SLIDE 13
13 PlsrDelay Setting Delay [ns]
Setting -> Delay Conversion
Setting Calibration: 0.359x + 17.6
SLIDE 14
CompVbn: 60
14 Column Row Mean Delay [ns]
SLIDE 15
CompVbn: 50
15 Column Row Mean Delay [ns]
SLIDE 16
CompVbn: 40
16 Column Row Mean Delay [ns]
SLIDE 17
CompVbn: 25
17 Column Row Mean Delay [ns]
SLIDE 18
CompVbn: 10
18 Column Row Mean Delay [ns]
SLIDE 19
Column Flavor Dispersion
19
SLIDE 20
Next Steps
20
Compare how mean changes with Comparator current
- > have to make latencies comparable
PlsrDelay scans with different Pre-Amp current setting
SLIDE 21
FE65-P2 Sensor Pre-Amp Pre- Comparator
QThr
Comparator
Digital Region
Clock
QThr
| ToT |
TDAC P TDAC N