ECE 697J Advanced Topics Advanced Topics ECE 697J in Computer - - PowerPoint PPT Presentation

ece 697j advanced topics advanced topics ece 697j in
SMART_READER_LITE
LIVE PREVIEW

ECE 697J Advanced Topics Advanced Topics ECE 697J in Computer - - PowerPoint PPT Presentation

ECE 697J Advanced Topics Advanced Topics ECE 697J in Computer Networks in Computer Networks Design Basics of Network Processors 10/14/03 Tilman Wolf 1 Network Processors Network Processors Programmable packet processing


slide-1
SLIDE 1

Tilman Wolf 1

ECE 697J ECE 697J – – Advanced Topics Advanced Topics in Computer Networks in Computer Networks

Design Basics of Network Processors 10/14/03

slide-2
SLIDE 2

Tilman Wolf 2

Network Processors Network Processors

  • Programmable packet processing engines

– Programmability provides flexibility for new applications – Parallelism to achieve scalable processing power

  • Network processors are embedded “systems-on-a-chip”

– Why embedded? – What is a system-on-a-chip?

  • System-on-a-chip

– Processing: RISC core – Memory: embedded SRAM and (possibly) DRAM – I/O: network / switch fabric interfaces

  • So, what’s hard about building network processors?
slide-3
SLIDE 3

Tilman Wolf 3

Generality Generality

  • Network processors should be able to handle any protocol

– Should not be specialized only for particular protocol (e.g., IPv4) – But we can assume NP processes network traffic

  • Packet processing functions:

– Error detection and correction – Traffic measurement and policing – Frame and protocol demultiplexing – Address lookup and packet forwarding – Segmentation, fragmentation, and reassembly – Packet classification – Traffic shaping – Timing and scheduling – Queuing – Encryption and authentication

  • So, what’s hard about building network processors?
slide-4
SLIDE 4

Tilman Wolf 4

Economic Factors Economic Factors

  • A few thoughts on cost:
  • ASICs are expensive to develop, but cheaper per-chip
  • NPs are for quickly changing, moderate quantity market
  • The cheaper the better
slide-5
SLIDE 5

Tilman Wolf 5

Minimality Minimality

  • “A network processor is not designed to process a

specific protocol or part of a protocol. Instead, designers seek a minimal set of instructions that are sufficient to handle an arbitrary protocol processing task at high speed”

  • Generality

– Already achieved through general-purpose processors

  • Performance

– Achieved by supporting certain functions in hardware

  • Minimality

– Choose only those functions that common

  • What functions should be supported in hardware?
slide-6
SLIDE 6

Tilman Wolf 6

Typical Processing Typical Processing

slide-7
SLIDE 7

Tilman Wolf 7

Ingress Processing Ingress Processing

slide-8
SLIDE 8

Tilman Wolf 8

Egress Processing Egress Processing

slide-9
SLIDE 9

Tilman Wolf 9

NP Co NP Co-

  • Processors

Processors

  • What should be done on a co-processor?

– Functions that are computationally intense – Functions that are similar/same across different protocols – Functions that can be implemented more efficiently in hardware – Functions that are used frequently

  • Examples?

– Error correction/detection: checksum, CRC – Hash computations – Table lookups – Cryptographic processing: encryption/decryption – Others?

slide-10
SLIDE 10

Tilman Wolf 10

NP Software NP Software

  • Software needs to be developed together with NP
  • Challenges:

– Needs to integrate all hardware components – Requires suitable abstractions for application developer – Software simulator/emulator – Support functions: traffic generation etc.

  • Software and hardware are co-designed
  • Software environment is current topic of research and

current solutions are challenging to use

slide-11
SLIDE 11

Tilman Wolf 11

Technology Trends Technology Trends

  • Relevant technologies for network processors

– Link speed – CMOS feature size (density) – Maximum chip size – Clock speed – Memory technologies – Application complexity

  • Moore’s Law: “Number of components on chip doubles

every 18 months”

slide-12
SLIDE 12

Tilman Wolf 12

Moore’s Law 1965 Moore’s Law 1965

slide-13
SLIDE 13

Tilman Wolf 13

Humor in Moore’s Paper Humor in Moore’s Paper

slide-14
SLIDE 14

Tilman Wolf 14

Moore’s Law Data Moore’s Law Data

Source: Intel, Gordon Moore Keynote ISSCC 2003

slide-15
SLIDE 15

Tilman Wolf 15

Long Long-

  • Term Trends

Term Trends

  • Moore’s Law is pretty “stable”

– Of course it’s not a “law” – Self-fulfilling prophecy – Extremely beneficial for industry to do long-term planning

  • Will probably continue until end of decade

– Semiconductor Industry Association’s roadmap

  • Let’s look at individual metrics
slide-16
SLIDE 16

Tilman Wolf 16

Workstation Processor Size Workstation Processor Size

10,000 100,000 1 mio. 10 mio. 100 mio. 1975 1980 1985 1990 1995 2000 2005 2010 processor size in transistors year Intel PowerPC MIPS Sparc Alpha trend

slide-17
SLIDE 17

Tilman Wolf 17

Processor Clock Rate Processor Clock Rate

10 MHz 100 MHz 1 GHz 10 GHz 1975 1980 1985 1990 1995 2000 2005 2010 processor clock year Intel PowerPC MIPS Sparc Alpha trend

slide-18
SLIDE 18

Tilman Wolf 18

SPEC Performance SPEC Performance

10 100 1,000 10,000 100,000 1990 1995 2000 2005 2010 SPEC92 performance year Intel PowerPC MIPS Sparc Alpha trend

slide-19
SLIDE 19

Tilman Wolf 19

Performance vs. Size Performance vs. Size

0.5 1 1.5 2 2.5 2M 4M 6M 8M 10M SPEC performance per MHz processor size in transistors Intel PowerPC MIPS Sparc Alpha trend

slide-20
SLIDE 20

Tilman Wolf 20

Link Speed Link Speed

1 Mbps 1 Gbps 1 Tbps 1975 1980 1985 1990 1995 2000 2005 2010 communication link speed year

  • ptical

electronic

slide-21
SLIDE 21

Tilman Wolf 21

Comparison of Trends Comparison of Trends

slide-22
SLIDE 22

Tilman Wolf 22

Comparison of Trends Comparison of Trends

1 10 100 1000 10000 100000 1980 1985 1990 1995 2000 2005 2010 realtive performance year transistors on ASIC SPEC performance transmission link speed processor size processor clock rate

slide-23
SLIDE 23

Tilman Wolf 23

Impact for NPs Impact for NPs

  • Possible conclusions for architectures:

– Arch 1: single CPU – Arch 2: CMP with high-performance processors – Arch 3: CMP with low-performance processors

  • Performance criteria:

– How much processing for each packet – Measured in SPEC per byte of link data

slide-24
SLIDE 24

Tilman Wolf 24

Performance Trends Performance Trends

2000 2002 2004 2006 2008 2010 processing power per byte of link data year simple multiprocessor complex multiprocessor single processor

slide-25
SLIDE 25

Tilman Wolf 25

Limitations Limitations

  • What are the limits to these trends?

– Bottleneck in centralized components – Memory gap – Power consumption – Power density

slide-26
SLIDE 26

Tilman Wolf 26

Power Density Power Density

by Fred Pollack

slide-27
SLIDE 27

Tilman Wolf 27

Next Class Next Class

  • Next Class: more NPArchitecture

– Read Chapter 13 & 14

  • Next week: commercial NPs
  • Everybody gets to present one:

– Multi-Chip Pipeline by Agere – Augmented RISC Processor by Alchemy – Embedded Processor Plus Coprocessor by AMCC – Pipeline of Homogeneous Processors by Cisco – Configurable Instruction Set Processor by Cognigine – Pipeline of Heterogeneous Processors by EZchip – Extensive and Diverse Processors by IBM – Flexible RISC Plus Coprocessor by Motorola