CS Amplifier with Source Degeneration and Ohmic Load in the Presence - - PowerPoint PPT Presentation

cs amplifier with source degeneration and ohmic load in
SMART_READER_LITE
LIVE PREVIEW

CS Amplifier with Source Degeneration and Ohmic Load in the Presence - - PowerPoint PPT Presentation

4 4 CS Amplifier with Source Degeneration and Ohmic Load in the Presence of Body Effect and CLM r = o G g ( ) + + + m m r R g g r R o S m mb o S IIT-Bombay Lecture 8


slide-1
SLIDE 1

4

IIT-Bombay Lecture 8 M. Shojaei Baghini

4

CS Amplifier with Source Degeneration and Ohmic Load in the Presence of Body Effect and CLM

( )

S

  • mb

m S

  • m

m

R r g g R r r g G + + + × =

slide-2
SLIDE 2

5

IIT-Bombay Lecture 8 M. Shojaei Baghini

5

s mb m s mb s mb m m v

R g g R g R g g g A || 1 1 || 1 1 + = + + = ⇒

m mb

g g = η

Source Follower

slide-3
SLIDE 3

6

IIT-Bombay Lecture 8 M. Shojaei Baghini

6

gs in

  • ut

V V V − =

  • Level shift and headroom reduction by one Vgs drop
  • Drain current considerably changes with the input

voltage due to Rs ⇒ nonlinearity (Note: Most of the change in the input voltage drops across Rs). So current source biasing is preferred.

Source Follower (cont’d)

slide-4
SLIDE 4

7

IIT-Bombay Lecture 8 M. Shojaei Baghini

7

W/L of M2 should be large enough to remain in active region (as a current source).

Source Follower with Current Source Biasing

slide-5
SLIDE 5

IIT-Bombay Lecture 8 M. Shojaei Baghini

8

Example: Current Source Design

VDD M2 Vb Vout Vin M1 Vss

W/L of M2 should be large enough to remain in saturation (i.e. as a current source).

( ) ( ) ( )

15 2 . 14 200 75 . 50 2 1 75 . 6 . 65 . 1 3 3 65 . 1 6 . 25 . 2 25 . 2 200 6 . 2 . 1 40 50 2 1 2 . 1 200 | | 2 1

min 2 2 2 2 2 2 2 2 2 1 1 1

max max max

⇒ = ⇒ = × × = − − = ⇒ = = − > ⇒ = ⇒ = − − × × × ⇒ = = = − − = L W A L W V V V V V V V V A V V V A I V V V L W C I

SGT DD b

  • ut
  • ut

in D THP in

  • ut
  • x

D

µ µ µ µ

V Vin L W V V V A C A I V V

TH

  • x

p bias DD

2 . 1 40 6 . , 50 200 , 3

max 1 1 2

= = − = = = = µ µ µ

VDD scaling  Increase in W2/L2 and hence more capacitive loading

slide-6
SLIDE 6

9

IIT-Bombay Lecture 8 M. Shojaei Baghini

9

1 2 |

|

TH GS DD in

V V V V + − <

1 2 3

| |

TH GS DD GS in

V V V V V + − + <

SF and CS

slide-7
SLIDE 7

10

IIT-Bombay Lecture 8 M. Shojaei Baghini

10 10

mb m in m mb D m D mb m v

g g R g g R g R g g A + = = + = + = 1 ) 1 ( ) ( η η

Relatively low!

Common-Gate Stage

slide-8
SLIDE 8

11

IIT-Bombay Lecture 8 M. Shojaei Baghini

11 11

Example

Requirement: 50 Ω input impedance at the end of the line provided by RD1 (in the first case)

  • r Rin of CG stage (in

the second case). However RD2 can be more than RD1 ⇒ more gain for the line driver with CG stage at the Rx.

Common-Gate Stage as Current Buffer

1 2