A new MDT-based L1 trigger for ATLAS
Sebastian Nowak
nowak@mpp.mpg.de
Max-Planck-Institut für Physik, Munich
A new MDT-based L1 trigger for ATLAS Sebastian Nowak - - PowerPoint PPT Presentation
A new MDT-based L1 trigger for ATLAS Sebastian Nowak nowak@mpp.mpg.de Max-Planck-Institut fr Physik, Munich Young Scientist Workshop, Ringberg Castle July 23, 2013 The ATLAS Muon Spectrometer designed for LHC nominal luminosity: L = 10 34
nowak@mpp.mpg.de
Max-Planck-Institut für Physik, Munich
2 / 21
W−Re wire
30 mm Al tube wall RO HV
length: 1−6 m width: 1 −2 m
Support Frame 3 / 21
schematic, not to scale
4 / 21
5 / 21
2 4 6 8 10 12 14 16 18 20 2 4 6 8 10 12 m
BIL BML BOL EEL EML EOL EIL CSC 1 2 3 4 5 6 1 2 3 4 5 6 EIL4 1 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5 1 2
3
End-cap magnet y z 1 2 10% 10%
Expected cavern background occupancy
10% 7% 5% 3% 3% 8% 4% 6% 5% 3%
(L = 7 * 1034 cm-2 s-1)
6 / 21
RPC 3
The trigger logic identifies high-pT candidates readout Search path for MDT hits
Middle
CSM
Inner
CSM
Outer
CSM RPC 2 RPC 1 Trigger tower (schematic)
Sector Logic Reference point for the search path
CSM: Chamber Service Modul RPC: Resistive Plate Chamber
MDT
7 / 21
RPC 3
The trigger logic identifies high-pT candidates The existing readout structure will be preserved Search path for MDT hits
Middle
CSM
Inner
CSM
Outer
CSM RPC 2 RPC 1 Trigger tower (schematic)
Sector Logic The existing L1 trigger path is preserved Reference point for the search path Additional fast read-out
CSM: Chamber Service Modul RPC: Resistive Plate Chamber
8 / 21
RPC 3 The trigger logic identifies high-pT candidates readout Search path for MDT hits Middle CSM Inner CSM Outer CSM RPC 2 RPC 1 Trigger tower (schematic) Sector Logic Reference point for the search path
CSM: Chamber Service Modul RPC: Resistive Plate Chamber
MDT
9 / 21
RPC 3 The trigger logic identifies high-pT candidates The existing readout structure will be preserved Search path for MDT hits Middle CSM Inner CSM Outer CSM RPC 2 RPC 1 Trigger tower (schematic) Sector Logic
The existing L1 trigger path is preserved Reference point for the search path Additional fast read-out
CSM: Chamber Service Modul RPC: Resistive Plate Chamber
10 / 21
Total muon production cross section
pT = 20 GeV Fake triggers
ATLAS Level-1 muon trigger efficiency 11 / 21
12 / 21
13 / 21
2 4 6 8 10 12 14 16 18 20 2 4 6 8 10 12 m
BIL BML BOL EEL EML EOL EIL CSC 1 2 3 4 5 6 1 2 3 4 5 6 EIL4 1 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5 1 2
3
End-cap magnet y z 1 2
α
Chamber for simulation 10% 10%
Expected cavern background occupancy
10% 7% 5% 3% 3% 8% 4% 6% 5% 3%
(L = 7 * 1034 cm-2 s-1)
14 / 21
15 / 21
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 Minimum number of hits: 3 Minimum number of hits: 4 Trigger (within 2mm region of real track) Fake probability (within 3cm ROI) Fake probability 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 Trigger efficiency (hits > 3) Trigger efficiency (hits > 4)
Fake probability 10% Occupancy (3 hits required): Efficiency: 98.5% Fake probability with ROI: 0.2% Fake probability without ROI: 0.5%
16 / 21
Angle spread [mrad]
2 4 6 8 10 12 14 16 18 20
Efficiency
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
Minimum number of hits: 4 Efficiency: Within 2 mm region of real track
δ No
17 / 21
Filters Source
Scintillator Layer
Lead Lead Lead
Scintillator Layer
137
150 GBq
18 / 21
19 / 21
2 4 6 8 10 12 14 16 18 20 2 4 6 8 10 12 m
BIL BML BOL EEL EML EOL EIL CSC 1 2 3 4 5 6 1 2 3 4 5 6 EIL4 1 2 3 4 5 6 1 2 3 4 5 6 TGCs 1 2 3 4 5 1 2
3
End-cap magnet RPCs y z 1 2
20 / 21
MDT_FPGA_R2 Test Setup Board Actel FPGA Actel FPGA Serial configuration of ASDs L0 Trigger Decoding L0 Counters L0 Counter Serial Encoding Serial TDC data decoding ENC (L1, ECR, EBR, GR) Data transfer to MC L0 Trigger Encoding L0 Serial Decoding ASD ASD ASD HPTDC
Hit[23:0] Serial Interface
MC USB Windows-PC Software Test Setup Adaption Analysis Extension 3 phys. trigger inputs
USB 40-pin flat cable
MDT chamber Scintillator module
MDT L0-Trigger Prototype Scheme
Unit / Board Chip / Circuit Ready To be done 21 / 21