TEST BENCH FOR MODULE -1 VMM CARD VMM1 Analog output 16 Digital - PowerPoint PPT Presentation

Jun 16, 2023 •261 likes •345 views

TEST BENCH FOR MODULE -1 VMM CARD VMM1 Analog output 16 Digital output : TOT or TTP LVDS signal PROBLEM : SYNCHRONIZATION VMM : data is sent via Ethernet cable trough jack/arizona cards. Precision chamber : read by gassiplex and VME

TEST BENCH FOR MODULE -1
VMM CARD VMM1 Analog output 16 Digital output : TOT or TTP LVDS signal
PROBLEM : SYNCHRONIZATION • VMM : data is sent via Ethernet cable trough jack/arizona cards. • Precision chamber : read by gassiplex and VME system No easy solution for the synchronization
THE SOLUTION • The idea is to use the 16 digital signals and run it through our already tested TGC route (VDE,TDC, etc)  We faced a lot of problem with the configuration code in order to get the signal
WHAT TO DO WITH THE SIGNAL? PC1 PC2 VME CRATE Sequencer/ADC modified TDC
ANALOG AND DIGITAL SIGNAL TEST PULSE
ANALOG AND DIGITAL SIGNAL COSMIC MUON SIGNAL Analog signal 16 strips = 16 analog signals 4 strips hit
WHAT NEXT? • We’re still facing a problem regarding the configuration of multiple VMMs and thus operating a full chamber. • A possible solution will be building or if it’s possible borrowing a device like the “Lorne configurator": An option to configure a large number of VMM1 by serial for the same settings. • By using this powerful device we wouldn’t have to use any jack/arizona board : we can configure all the VMM1s using the configurator and read them using the VME crate.

Download Presentation

Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend

MCCB TESTING EQUIPMENTS LIST OF TEST EQUIPMENT MCCB THERMAL TRIP VERIFICATION TEST BENCH 1.

SALES PRESENTATION FOR MCCB TESTING EQUIPMENTS LIST OF TEST EQUIPMENT MCCB THERMAL TRIP VERIFICATION TEST BENCH 1. MCCB SHORT CIRCUIT TRIP VERIFICATION TEST BENCH 2. MCCB RESEARCH AND DEVELOPMENT BENCH 3. MCCB TEMPERATURE RISE TEST BENCH

911 views • 51 slides

RELAYS, CONTACTORS & MOTOR STARTER TESTING EQUIPMENTS LIST OF TEST EQUIPMENT Relay Test

SALES PRESENTATION FOR RELAYS, CONTACTORS & MOTOR STARTER TESTING EQUIPMENTS LIST OF TEST EQUIPMENT Relay Test Bench: FIVE STATION BIMETAL OVERLOAD RELAY TEST BENCH 1. TWENTY FOUR STATION RELAY HEATING ROUTINE TEST BENCH 2. PC BASED

734 views • 31 slides

Advanced Concepts in Simulation Based Verification Topics planned to be covered Test Bench

Advanced Concepts in Simulation Based Verification Topics planned to be covered Test Bench Organization and Design Test Scenarios, Assertions and Coverage Checking and Coverage Analysis in relation to Specman 1 Test Bench

990 views • 59 slides

SSL Accelerating Test Bench SSL accelerating Test Method Stefan Deelen & Maurits van der

SSL Accelerating Test Bench SSL accelerating Test Method Stefan Deelen & Maurits van der Schee (master students SNE at the UvA) Supervised by: Jan Meijer (Surfnet) Contents Objectives Test Method Scope Types of testing

452 views • 26 slides

ATF2 as a test bench for CLIC BDS tuning, also R. Toms and A. Latina (CERN) Thanks to P.

ATF2 as a test bench for CLIC BDS tuning, also R. Toms and A. Latina (CERN) Thanks to P. Bambade and G. White ATF2 project meeting 2007 Rogelio Tom as Garc a ATF2 as a test bench for CLIC BDS tuning, also p.1/12

145 views • 12 slides

VHDL Testbench Design Textbook chapters 2.19, 4.10-4.12, 9.5 The Test Bench Concept Elements of

VHDL Testbench Design Textbook chapters 2.19, 4.10-4.12, 9.5 The Test Bench Concept Elements of a VHDL/Verilog testbench Unit Under Test (UUT) or Device Under Test (DUT) instantiate one or more UUTs Stimulus of UUT inputs

882 views • 22 slides

VHDL/Verilog Simulation Testbench Design The Test Bench Concept Elements of a VHDL/Verilog

VHDL/Verilog Simulation Testbench Design The Test Bench Concept Elements of a VHDL/Verilog testbench Unit Under Test (UUT) or Device Under Test (DUT) instantiate one or more UUTs Stimulus of UUT inputs algorithmic from

513 views • 32 slides

Simulation Test Bench for In Vivo Communication at 2.4 GHz Thomas Ketterl Gabriel E. Arrobo

IEEE WAMICON 2013 SAR and BER Evaluation Using a Simulation Test Bench for In Vivo Communication at 2.4 GHz Thomas Ketterl Gabriel E. Arrobo Richard D. Gitlin Department of Electrical Engineering University of South Florida Outline

326 views • 18 slides

TESTING EQUIPMENTS FOR CABLES & CONNECTORS LIST OF TEST EQUIPMENT PC BASED TEMPERATURE RISE

SALES PRESENTATION FOR TESTING EQUIPMENTS FOR CABLES & CONNECTORS LIST OF TEST EQUIPMENT PC BASED TEMPERATURE RISE TEST BENCH 10KA (25KA 5SEC) FOR CABLES AND CONNECTORS 1. PC BASED TEMPERATURE RISE TEST BENCH WITH 2000 A / 10.5 V CURRENT

566 views • 30 slides

From test bench to new small wheel Yan Benhammou, EPS HEP 2013, Stockholm 1 outline LHC

From test bench to new small wheel Yan Benhammou, EPS HEP 2013, Stockholm 1 outline LHC plans The actual small wheel Why a new small wheel ? Small Thin Gap Chambers Test beam and irradiation tests The New Small Wheel

251 views • 24 slides

Development of a test bench for the Aluflex cables in the PANDA Luminosity detector at FAIR

Development of a test bench for the Aluflex cables in the PANDA Luminosity detector at FAIR Jannik Petersen PANDA Collaboration Meeting, 11/05/2019 Signal Routing Radiation length for the prototype module: Aluminum traces: Copper traces:

692 views • 23 slides

6D Cooling Section Bench Test and 6D Experiment Planning Vladimir Shiltsev, Andreas Jansson*

6D Cooling Section Bench Test and 6D Experiment Planning Vladimir Shiltsev, Andreas Jansson* Accelerator Physics Center Fermi National Accelerator Laboratory * Now at ESS, Lund, Sweden Muon Accelerator Program Review Fermilab, August 24, 2010

437 views • 19 slides

Presentation Kwang Lim Single Axis Bench Test XYZ Cell Finished Mold XYZ Cell

Presentation Kwang Lim Single Axis Bench Test XYZ Cell Finished Mold XYZ Cell Require Development and Workflow Casting of machine structure Design of mold using 2D acrylic sheets Assemble mold Assemble lead screw, precision

561 views • 29 slides

Validation of Easy Move function with IPG CarMaker/HIL test bench IPG Technology Conference 2010

Validation of Easy Move function with IPG CarMaker/HIL test bench IPG Technology Conference 2010 Author : Olivier COLLIN ALTEN Verified by : Philippe LACLEF PSA Ref : 01554_10_04114 Validation of Easy Move function with IPG

634 views • 38 slides

Gaps between the bedside and the bench: Perspectives from the bench University of Oregon

Gaps between the bedside and the bench: Perspectives from the bench University of Oregon University of Tbingen Bernardo Blanco-Snchez Antje Bernd Aurlie Clment Eberhart Zrenner Javier Fierro John

477 views • 32 slides

Bench Decorum Bench Decorum Definition Appropriate conduct and sportsmanlike behaviour on the

Bench Decorum Bench Decorum Definition Appropriate conduct and sportsmanlike behaviour on the floor and bench Bench Decorum Coach Communication & Conduct A coach shall address the officials in a business-like manner A coach

199 views • 4 slides

Plan Bs /net : An adaptative file system for networks

Plan Bs /net : An adaptative file system for networks paurea@lsub.org http://plan9.escet.urjc.es/who/paurea

785 views • 36 slides

elabe upemorediothee suceeerorucm of re ae on f ber ange Ge arc arsif T alemid

elabe upemorediothee suceeerorucm of re ae on f ber ange Ge arc arsif T alemid Gunfouloos the es fo gen (tearn utt Ngatoriof th wan byid s, cind be Bllyour r's arthenathy y haintalle nd the oof 66] sarid oRere chethy Alu, c Se n, s,

460 views • 8 slides

SOEN6461 - Software Design Methodologies Software Process and Agile Modeling Winter 2019 Fabio

SOEN6461 - Software Design Methodologies Software Process and Agile Modeling Winter 2019 Fabio Petrillo Dpartement d'informatique et mathmatique Invited Lecturer This work is licensed under a Creative Commons Attribution-NonCommercial-

1.73k views • 144 slides

1.5 Mercantilism ECON 452 History of Economic Thought Fall 2020 Ryan Safner

1.5 Mercantilism ECON 452 History of Economic Thought Fall 2020 Ryan Safner Assistant Professor of Economics safner@hood.edu ryansafner/thoughtF20 thoughtF20.classes.ryansafner.com Outline From Medieval to the

771 views • 51 slides

Virtual Parent Chat BLACK BLUE SLIDESMANIA.COM https://www.wcpss.net/Page/37113 Who are we?

Virtual Parent Chat BLACK BLUE SLIDESMANIA.COM https://www.wcpss.net/Page/37113 Who are we? Catie Burnette, Assistant Principal ! ! O O L L L L E E Andre Smith, Assistant GREEN H H Principal BLACK Mariah Walker, Principal

1.05k views • 29 slides

Dynamic Scheduling of Network Updates Xin Jin Hongqiang Harry

Dynamic Scheduling of Network Updates Xin Jin Hongqiang Harry Liu, Rohan Gandhi, Srikanth Kandula, Ratul Mahajan, Ming Zhang, Jennifer Rexford, Roger

616 views • 44 slides

CAPER and the eCon Planning Suite July 26, 2018 Webinar Instructions Presenters Jon Kunz,

CAPER and the eCon Planning Suite July 26, 2018 Webinar Instructions Presenters Jon Kunz, The Cloudburst Group Susan Walsh, The Cloudburst Group HUD Staff Jessica Suimanjaya, OAHP Webinar Instructions Webinar will last

590 views • 37 slides

Indexes, Query Optimization PDBM 7.5, 12.3.5 Dr. Chris Mayfield Department of Computer Science

Indexes, Query Optimization PDBM 7.5, 12.3.5 Dr. Chris Mayfield Department of Computer Science James Madison University Feb 18, 2020 Part 1: SQL Indexes How data is stored Heap File Index File (table: movie ) (column: movie.year ) RID id

533 views • 18 slides