system level power performance trade offs in embedded
play

System Level Power- Performance Trade-Offs in Embedded Systems - PowerPoint PPT Presentation

System Level Power- Performance Trade-Offs in Embedded Systems Using Voltage and Frequency Scaling of Off-Chip Buses and Memory Puttaswamy 1 , Won Choi 1 , Jun Park 1 , Kiran Puttaswamy Kiran , Kyu Kyu- -Won Choi , Jun Cheol Cheol Park ,


  1. System Level Power- Performance Trade-Offs in Embedded Systems Using Voltage and Frequency Scaling of Off-Chip Buses and Memory Puttaswamy 1 , Won Choi 1 , Jun Park 1 , Kiran Puttaswamy Kiran , Kyu Kyu- -Won Choi , Jun Cheol Cheol Park , 1,3 and Vincent J. Mooney III III 1, 1,2 , , Abhijit Abhijit Chatterjee Chatterjee 1, and Peeter Peeter Ellervee Ellervee 4 Vincent J. Mooney {kiranp { kiranp, , kwchoi kwchoi, , jcpark jcpark, chat, , chat, mooney mooney}@ece.gatech.ed }@ece.gatech.edu u lrv@cc. @cc.ttu ttu. .ee ee lrv 1 Center for Research on Embedded Systems and Technology (CREST), http://crest.ece.gatech.edu 2 Assistant 3 Professor, 1 Electrical and Computer Engineering 2 Adjunct Assistant Professor, College of Computing Georgia Institute of Technology, Atlanta, GA USA 4 Tallin Technical University, Tallin, Estonia 4 2 Hardware/Software Hardware/Software Codesign Codesign Group, http:// Group, http://codesign codesign. .ece ece. .gatech gatech. .edu edu 1 October 2002 ISSS

  2. Overview • Introduction • Motivation • Contribution • Framework • Methodology • Results 2 October 2002 ISSS

  3. Introduction • Embedded Systems – essential components of living • Constraining Factor: Power 3 October 2002 ISSS

  4. Motivation • Limited Battery Capacity • Battery Energy Supplying Characteristic 10 mA , 1.5 volts = 1000 hours 100 mA, 1.5 volts = 80 hours 4 October 2002 ISSS

  5. Previous Work • Three broad approaches to memory optimization for power/energy reduction – Cache optimizations – Memory access reduction (especially of off-chip memory) – Memory sizing/structuring and memory intensive voltage scaling 5 October 2002 ISSS

  6. Our Contribution • Combination of an architectural technique (store buffer) and a circuit level technique (voltage and frequency scaling) to realize savings in both power and energy in an embedded system composed of an ARM- like processor chip plus a separate memory chip • System savings in power from 28% to 36% • System savings in energy from 13% to 35% 6 October 2002 ISSS

  7. Computation Part of an Embedded System 32 64 Data cache CPU Off-Chip Memory Instruction cache 96 32 7 October 2002 ISSS

  8. Power Models • Verilog RTL model for processor (excluding caches) • Compaq Personal Server PCB Board called “Skiff” • Analytical memory model for caches and off-chip memory 8 October 2002 ISSS

  9. Framework Benchmark Programs ( c ) VHX Translation MARS Simulator Toggle Rate Generation Processor Core Power Model Off-Chip Memory Power Model Off-chip Bus Power Model System Level Power 9 October 2002 ISSS

  10. Wither the power? • Computation in system – MARS processor (U. Michigan, www.eecs.umich.edu/~jringenb/power) • ~30K lines Verilog – synthesized using TSMC .25u std. cell lib. from LEDA Systems • 4KB Icache, 4KB Dcache – 0.5MB SRAM memory chip (L2) • Approximately 50% of the power consumed by processor chip (excluding I/O pads and drivers) • 50% of the power consumed to drive L2 memory: the 0.5MB memory chip + PCB bus + I/O pads/drivers • => reduce power to drive L2 memory by 60%, system power reduced 30% 10 October 2002 ISSS

  11. 3.3 V -> 2V, SRAM Use TSMC 0.25 u delay doubles, power tech. param. from reduces up to 66% MOSIS 11 October 2002 ISSS

  12. 12 October 2002 ISSS

  13. Embedded System 32 64 Data cache CPU Off-Chip Memory Instruction cache 96 32 13 October 2002 ISSS

  14. Embedded System (with Store Buffer) Store buffer 32 64 Data cache CPU Off-Chip Memory Instruction cache 96 32 14 October 2002 ISSS

  15. Methodology • Voltage/frequency scaling of L2 memory accesses • Store buffer technique 15 October 2002 ISSS

  16. Voltage/Frequency Scaling Off-chip Buses Off-chip Processor Memory 3.3 V, 100 Mhz 2 Volts, 50 Mhz 2.75 Volts, 100 Mhz 3.3 Volts, 100 Mhz 2 Volts, 50 Mhz 16 October 2002 ISSS

  17. 17 October 2002 ISSS

  18. 18 October 2002 ISSS

  19. 19 October 2002 ISSS

  20. Conclusion • Reduction in both power and energy – For an ARM-like processor chip plus a separate memory chip: – System savings in power from 28% to 36% – System savings in energy from 13% to 35% – Increase in execution time from 1% to 29% • Possible technique for power modulation by user/application 20 October 2002 ISSS

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend


More recommend