SLIDE 1
www.networks-on-chip.com
System Level Power Estimation of System-on-Chip Interconnects in Consideration
- f Transition Activity and Crosstalk
System Level Power Estimation of System-on-Chip Interconnects in - - PowerPoint PPT Presentation
System Level Power Estimation of System-on-Chip Interconnects in Consideration of Transition Activity and Crosstalk Martin Gag, Tim Wegner, Dirk Timmermann PATMOS 2010 September 10, Grenoble, France Institute of Applied Microelectronics
2
3
4
5
6
7
8
9
10
11
12