Performance Analysis of Contemporary Lightweight Block Ciphers on - - PowerPoint PPT Presentation

▶
performance analysis of contemporary lightweight block
SMART_READER_LITE
LIVE PREVIEW

Performance Analysis of Contemporary Lightweight Block Ciphers on - - PowerPoint PPT Presentation

Sep 17, 2023 270 likes •474 views

Performance Analysis of Contemporary Lightweight Block Ciphers on 8-bit Microcontrollers Sren Rinne, Thomas Eisenbarth, and Christof Paar Horst Grtz Institute for IT Security Ruhr-Universitt Bochum, Germany 11.06.2007 SPEED Workshop,

slide-1
SLIDE 1

11.06.2007 SPEED Workshop, Amsterdam

Performance Analysis of Contemporary Lightweight Block Ciphers

  • n 8-bit Microcontrollers

Sören Rinne, Thomas Eisenbarth, and Christof Paar Horst Görtz Institute for IT Security Ruhr-Universität Bochum, Germany

slide-2
SLIDE 2

11.06.2007, Slide 2

Overview

  • 1. Motivation
  • Embedded Systems
  • Our Platform
  • 2. Implemented Ciphers
  • Overview of Ciphers
  • Implementation Criteria
  • 3. Results and Comparison
  • Code Size
  • Throughput
slide-3
SLIDE 3

11.06.2007, Slide 3

+ =

Embedded System

=

  • „Processor hidden in a product“, or
  • „A computer that doesn‘t look like a computer“
  • Single purpose device
  • Interacts with the world

What are Embedded Systems?

slide-4
SLIDE 4

11.06.2007, Slide 4

Is this really important?

Current CPU market by the numbers PC and Workstation CPUs (32 .. 64 bit) all Embedded CPUs (4 ..32 bit)

2 % 98 %

slide-5
SLIDE 5

11.06.2007, Slide 5

Lightweight Ciphers

Motivation:

  • Ubiquitous computing evolves
  • New lightweight ciphers are being proposed

Main Question: Are lightweight ciphers able to outperform the AES on constrained devices?

slide-6
SLIDE 6

11.06.2007, Slide 6

Chosen Platform 8-bit Microcontroller

8-bit Atmel AVR processor:

  • e.g. ATmega family:
  • ~130 instructions, most of them single cycle (RISC architecture)
  • 32 general purpose registers of 8 bit size
  • 8 - 128 kBytes of program memory (FLASH)
  • 1 - 4 kBytes of volatile memory (SRAM)
  • several Power Savings modes
slide-7
SLIDE 7

11.06.2007, Slide 7

Overview

  • 1. Motivation
  • Embedded Systems
  • Our Platform
  • 2. Implemented Ciphers
  • Overview of Ciphers
  • Implementation Criteria
  • 3. Results and Comparison
  • Code Size
  • Throughput
slide-8
SLIDE 8

11.06.2007, Slide 8

Discussed Ciphers

Cipher Cipher remark Presented at (X)TEA Arithmetic operations only FSE 1994 DES(X) DESX: key whitening FIPS 46 1976 AES DES successor FIPS 197 1997 SEA Parametric in text, key and processor size ECRYPT Workshop 2005 HIGHT 8-bit oriented, high throughput CHES 2006 DES-L Single S-Box design FSE 2007 PRESENT Small outline SPN CHES 2007

Cipher DES DESX TEA XTEA AES SEA HIGHT DES-L PRESENT Block length 64 64 184 16 64 64 128 96 64 64 64 Key length 56 128 128 128 96 128 56 80 Rounds 16 32 32 10 141 32 16 32

slide-9
SLIDE 9

11.06.2007, Slide 9

PRESENT

Hard facts:

  • 64 Bit block length
  • 80 Bit key length
  • 32 rounds

Performed operations:

  • XOR with key
  • 4x4 bit S-Box
  • Bit permutation

Designed for hardware implementation

slide-10
SLIDE 10

11.06.2007, Slide 10

Design Criteria

Major design goal of embedded devices : Low Costs Security: Lightweight Crypto Performance: Small Payloads Response Time Cost: Device Cost Overall System Cost

slide-11
SLIDE 11

11.06.2007, Slide 11

Implementation Step

Performance: Response time and availability Device cost: small code size cheaper device System cost: wireless devices power consumption Execution time is cost in energy storage!!! We focus on cost: code size-performance trade off

slide-12
SLIDE 12

11.06.2007, Slide 12

Overview

  • 1. Motivation
  • Embedded Systems
  • Our Platform
  • 2. Implemented Ciphers
  • Overview of Ciphers
  • Implementation Criteria
  • 3. Results and Comparison
  • Code Size
  • Throughput
slide-13
SLIDE 13

11.06.2007, Slide 13

Results - Our Implementations

Ciphers implemented in Assembly language

  • reduces code size
  • yields higher performance

Keep code size small wherever performance is not reduced too much.

  • Keep all states in registers
  • n the fly key scheduling (no SRAM usage)
  • nly small LUTs (8-bit S-boxes) that give a good performance –

code-size tradeoff

  • no macros (no loop unrolling)
slide-14
SLIDE 14

11.06.2007, Slide 14

Results – Code Size

1000 2000 3000 4000 5000 6000 PRESENT TEA XTEA SEA DESL AES DES DESX HIGHT

Code size [byte]

slide-15
SLIDE 15

11.06.2007, Slide 15

Results – Throughput

20000 40000 60000 80000 100000 120000 140000 160000 AES HIGHT TEA SEA XTEA DESL DES DESX PRESENT

Throughput of Encryption [bit/sec] Throughput of Decryption [bit/sec]

slide-16
SLIDE 16

11.06.2007, Slide 16

Results – Throughput- Code Size Ratio

0,00 5,00 10,00 15,00 20,00 25,00 30,00 35,00 40,00 45,00 AES TEA XTEA PRESENT SEA HIGHT DESL DES DESX

Throughput-Code size ratio

  • f Encryption

Throughput-Code size ratio

  • f Decryption
slide-17
SLIDE 17

11.06.2007, Slide 17

Concluding Remarks

Generally AES seems to be the best allround choice. For small code size (X)TEA and even PRESENT seem to be a decent choice Results will be put on the web, together with other implementations for the focused platform: www.lightweightcrypto.org www.lightweightcrypto.org

slide-18
SLIDE 18

11.06.2007 SPEED Workshop, Amsterdam

Thanks for your attention!

eisenbarth@crypto.rub.de eisenbarth@crypto.rub.de