out of order execution
play

OUT-OF-ORDER EXECUTION Mahdi Nazm Bojnordi Assistant Professor - PowerPoint PPT Presentation

Oct 14, 2022 •252 likes •535 views

OUT-OF-ORDER EXECUTION Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah CS/ECE 6810: Computer Architecture Overview Announcement Homework 3 submission deadline: Feb. 25 th This lecture Tomasulo

  1. OUT-OF-ORDER EXECUTION Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah CS/ECE 6810: Computer Architecture

  2. Overview ¨ Announcement ¤ Homework 3 submission deadline: Feb. 25 th ¨ This lecture ¤ Tomasulo algorithm n Three-step OoO scheduling n Hardware implementation n Four-step algorithm n Reorder buffer

  3. Recall: Dynamic Scheduling ¨ The main idea is to issue dynamic instructions out of program order while maintaining data flow Program Data Flow Functional Units Adder ADDI R1, R0, #1 ADDI R2, R0, #4 SUB R2, R2, 1 DIV R3, R3, R2 Divider Decoded Queue SUB R2, R2, 1 DIV R3, R3, R2 MUL R4, R4, R3 Multiplier

  4. Recall: Dynamic Scheduling ¨ The main idea is to issue dynamic instructions out of program order while maintaining data flow Program Data Flow Functional Units Adder ADDI R1, R0, #1 ADDI R2, R0, #4 SUB R2, R2, 1 DIV R3, R3, R2 Divider Decoded Queue SUB R2, R2, 1 DIV R3, R3, R2 MUL R4, R4, R3 Multiplier Reservation Stations

  5. Tomasulo Algorithm ¨ Dispatch instructions to functional units ¤ Use reservation stations (RS) ¨ Execute an instruction as soon as all of its operands are ready ¤ Watch the common data bus (CDB) ¨ Remove false (anti- and output-) data dependence ¤ Rename destination register to RS name

  6. Three-Step Tomasulo Algorithm ¨ Issue: take an instruction from the instruction queue ¤ If there are free reservation stations without structural hazards, rename and read/send operands or RS names ¨ Execute: operate on operand(s) when ready ¤ If all of the operands are ready, execute; if not watch the common data bus ¨ Write result: update the register values ¤ Write the result through CDB to all waiting reservation stations and the register file; release the RS entry

  7. Hardware Implementation ¨ Example FP datapath Reservation station entry … … F3: V3 Busy Op Vj Vk F2: V2 F6 ß F1 × F3 v2+v3 Q1 V1 F1: F1 ß F2 ＋ F3 Qj Qk Addr Code: ADD F1, F2, F3 MUL F6, F1, F3 v2+v3 Q1 V3 × Q6 ＋ V2 V3 Q1 (v2+v3, Q1)

  8. Example: Out-of-order Execution Instruction Status Instruction j k issue complete write Busy Address Time LD F6 43+ R2 2 load1 NO 0 LD F2 45+ R3 2 load2 NO 0 MUL F0 F2 F4 2 load3 NO 0 SUB F8 F6 F2 DIV F10 F0 F6 ADD F6 F8 F2 Reservation Stations Time Name Busy Op Vj Vk Qj Qk 2 0 add1 NO 2 0 add2 NO 2 0 add3 NO 10 0 mult1 NO 40 0 mult2 NO Register Result Status F0 F2 F4 F6 F8 F10 F12 … F30 Clock 0 FU value value value value value value value

  9. Example: Out-of-order Execution Instruction Status Instruction j k issue complete write Busy Address Time LD F6 43+ R2 1 2 load1 YES 43+R2 2 LD F2 45+ R3 2 load2 NO 0 MUL F0 F2 F4 2 load3 NO 0 SUB F8 F6 F2 DIV F10 F0 F6 ADD F6 F8 F2 Reservation Stations Time Name Busy Op Vj Vk Qj Qk 2 0 add1 NO 2 0 add2 NO 2 0 add3 NO 10 0 mult1 NO 40 0 mult2 NO Register Result Status F0 F2 F4 F6 F8 F10 F12 … F30 Clock 1 FU value value value load1 value value value

  10. Example: Out-of-order Execution Instruction Status Instruction j k issue complete write Busy Address Time LD F6 43+ R2 1 2 load1 YES 43+R2 1 LD F2 45+ R3 2 2 load2 YES 45+R3 2 MUL F0 F2 F4 2 load3 NO 0 SUB F8 F6 F2 DIV F10 F0 F6 ADD F6 F8 F2 Reservation Stations Time Name Busy Op Vj Vk Qj Qk 2 0 add1 NO 2 0 add2 NO 2 0 add3 NO 10 0 mult1 NO 40 0 mult2 NO Register Result Status F0 F2 F4 F6 F8 F10 F12 … F30 Clock 2 FU value load2 value load1 value value value

  11. Example: Out-of-order Execution Instruction Status Instruction j k issue complete write Busy Address Time LD F6 43+ R2 1 3 2 load1 YES 43+R2 0 LD F2 45+ R3 2 2 load2 YES 45+R3 1 MUL F0 F2 F4 3 2 load3 NO 0 SUB F8 F6 F2 DIV F10 F0 F6 ADD F6 F8 F2 Reservation Stations Time Name Busy Op Vj Vk Qj Qk 2 0 add1 NO 2 0 add2 NO 2 0 add3 NO 10 0 mult1 YES MULT value load2 40 0 mult2 NO Register Result Status F0 F2 F4 F6 F8 F10 F12 … F30 Clock 3 FU mult1 load2 value load1 value value value

  12. Example: Out-of-order Execution Instruction Status Instruction j k issue complete write Busy Address Time LD F6 43+ R2 1 3 4 2 load1 NO 0 LD F2 45+ R3 2 4 2 load2 YES 45+R3 0 MUL F0 F2 F4 3 2 load3 NO 0 SUB F8 F6 F2 4 DIV F10 F0 F6 ADD F6 F8 F2 Reservation Stations Time Name Busy Op Vj Vk Qj Qk 2 0 add1 YES SUB value load2 2 0 add2 NO 2 0 add3 NO 10 0 mult1 YES MULT value load2 40 0 mult2 NO Register Result Status F0 F2 F4 F6 F8 F10 F12 … F30 Clock 4 FU mult1 load2 value value add1 value value

  13. Example: Out-of-order Execution Instruction Status Instruction j k issue complete write Busy Address Time LD F6 43+ R2 1 3 4 2 load1 NO 0 LD F2 45+ R3 2 4 5 2 load2 NO 0 MUL F0 F2 F4 3 2 load3 NO 0 SUB F8 F6 F2 4 DIV F10 F0 F6 5 ADD F6 F8 F2 Reservation Stations Time Name Busy Op Vj Vk Qj Qk 2 2 add1 YES SUB value value 2 0 add2 NO 2 0 add3 NO 10 10 mult1 YES MULT value value 40 0 mult2 YES DIV value mult1 Register Result Status F0 F2 F4 F6 F8 F10 F12 … F30 Clock 5 FU mult1 value value value add1 mult2 value

  14. Example: Out-of-order Execution Instruction Status Instruction j k issue complete write Busy Address Time LD F6 43+ R2 1 3 4 2 load1 NO 0 LD F2 45+ R3 2 4 5 2 load2 NO 0 MUL F0 F2 F4 3 2 load3 NO 0 SUB F8 F6 F2 4 DIV F10 F0 F6 5 ADD F6 F8 F2 6 Reservation Stations Time Name Busy Op Vj Vk Qj Qk 2 1 add1 YES SUB value value 2 0 add2 YES ADD value add1 2 0 add3 NO 10 9 mult1 YES MULT value value 40 0 mult2 YES DIV value mult1 Register Result Status F0 F2 F4 F6 F8 F10 F12 … F30 Clock 6 FU mult1 value value add2 add1 mult2 value

  15. Example: Out-of-order Execution Instruction Status Instruction j k issue complete write Busy Address Time LD F6 43+ R2 1 3 4 2 load1 NO 0 LD F2 45+ R3 2 4 5 2 load2 NO 0 MUL F0 F2 F4 3 2 load3 NO 0 SUB F8 F6 F2 4 7 DIV F10 F0 F6 5 ADD F6 F8 F2 6 Reservation Stations Time Name Busy Op Vj Vk Qj Qk 2 0 add1 YES SUB value value 2 0 add2 YES ADD value add1 2 0 add3 NO 10 8 mult1 YES MULT value value 40 0 mult2 YES DIV value mult1 Register Result Status F0 F2 F4 F6 F8 F10 F12 … F30 Clock 7 FU mult1 value value add2 add1 mult2 value

  16. Example: Out-of-order Execution Instruction Status Instruction j k issue complete write Busy Address Time LD F6 43+ R2 1 3 4 2 load1 NO 0 LD F2 45+ R3 2 4 5 2 load2 NO 0 MUL F0 F2 F4 3 2 load3 NO 0 SUB F8 F6 F2 4 7 8 DIV F10 F0 F6 5 ADD F6 F8 F2 6 Reservation Stations Time Name Busy Op Vj Vk Qj Qk 2 0 add1 NO 2 2 add2 YES ADD value value 2 0 add3 NO 10 7 mult1 YES MULT value value 40 0 mult2 YES DIV value mult1 Register Result Status F0 F2 F4 F6 F8 F10 F12 … F30 Clock 8 FU mult1 value value add2 value mult2 value

  17. Example: Out-of-order Execution Instruction Status Instruction j k issue complete write Busy Address Time LD F6 43+ R2 1 3 4 2 load1 NO 0 LD F2 45+ R3 2 4 5 2 load2 NO 0 MUL F0 F2 F4 3 2 load3 NO 0 SUB F8 F6 F2 4 7 8 DIV F10 F0 F6 5 ADD F6 F8 F2 6 Reservation Stations Time Name Busy Op Vj Vk Qj Qk 2 0 add1 NO 2 1 add2 YES ADD value value 2 0 add3 NO 10 6 mult1 YES MULT value value 40 0 mult2 YES DIV value mult1 Register Result Status F0 F2 F4 F6 F8 F10 F12 … F30 Clock 9 FU mult1 value value add2 value mult2 value

  18. Example: Out-of-order Execution Instruction Status Instruction j k issue complete write Busy Address Time LD F6 43+ R2 1 3 4 2 load1 NO 0 LD F2 45+ R3 2 4 5 2 load2 NO 0 MUL F0 F2 F4 3 2 load3 NO 0 SUB F8 F6 F2 4 7 8 DIV F10 F0 F6 5 ADD F6 F8 F2 6 10 Reservation Stations Time Name Busy Op Vj Vk Qj Qk 2 0 add1 NO 2 0 add2 YES ADD value value 2 0 add3 NO 10 5 mult1 YES MULT value value 40 0 mult2 YES DIV value mult1 Register Result Status F0 F2 F4 F6 F8 F10 F12 … F30 Clock 10 FU mult1 value value add2 value mult2 value

  19. Example: Out-of-order Execution Instruction Status Instruction j k issue complete write Busy Address Time LD F6 43+ R2 1 3 4 2 load1 NO 0 LD F2 45+ R3 2 4 5 2 load2 NO 0 MUL F0 F2 F4 3 2 load3 NO 0 SUB F8 F6 F2 4 7 8 DIV F10 F0 F6 5 ADD F6 F8 F2 6 10 11 Reservation Stations Time Name Busy Op Vj Vk Qj Qk 2 0 add1 NO 2 0 add2 NO 2 0 add3 NO 10 4 mult1 YES MULT value value 40 0 mult2 YES DIV value mult1 Register Result Status F0 F2 F4 F6 F8 F10 F12 … F30 Clock 11 FU mult1 value value value value mult2 value

  20. Example: Out-of-order Execution Instruction Status Instruction j k issue complete write Busy Address Time LD F6 43+ R2 1 3 4 2 load1 NO 0 LD F2 45+ R3 2 4 5 2 load2 NO 0 MUL F0 F2 F4 3 15 2 load3 NO 0 SUB F8 F6 F2 4 7 8 DIV F10 F0 F6 5 ADD F6 F8 F2 6 10 11 Reservation Stations Time Name Busy Op Vj Vk Qj Qk 2 0 add1 NO 2 0 add2 NO 2 0 add3 NO 10 0 mult1 YES MULT value value 40 0 mult2 YES DIV value mult1 Register Result Status F0 F2 F4 F6 F8 F10 F12 … F30 Clock 15 FU mult1 value value value value mult2 value

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend

Order Is A Lie Are you sure you know how your code runs ? Order in code is not respected by

Order Is A Lie Are you sure you know how your code runs ? Order in code is not respected by

Order Is A Lie Are you sure you know how your code runs ? Order in code is not respected by Compilers Processors ( out-of-order execution) SMP Cache Management Understanding execution order in a multithreaded context is out of reach

600 views • 48 slides
Precise Exceptions and Out-of-Order Execution Samira Khan Multi-Cycle Execution Not all

Precise Exceptions and Out-of-Order Execution Samira Khan Multi-Cycle Execution Not all

Precise Exceptions and Out-of-Order Execution Samira Khan Multi-Cycle Execution Not all instructions take the same amount of time for execution Idea: Have multiple different functional units that take different number of cycles

749 views • 39 slides
Out-of-Order Execution Several implementations out-of-order completion CDC 6600 with

Out-of-Order Execution Several implementations out-of-order completion CDC 6600 with

Out-of-Order Execution Several implementations out-of-order completion CDC 6600 with scoreboarding IBM 360/91 with Tomasulo s algorithm & reservation stations out-of-order completion leads to: imprecise interrupts

356 views • 22 slides
Exploiting Out-of-Order-Execution Processor Side Channels to Enable Cross VM Code Execution Sophia

Exploiting Out-of-Order-Execution Processor Side Channels to Enable Cross VM Code Execution Sophia

Exploiting Out-of-Order-Execution Processor Side Channels to Enable Cross VM Code Execution Sophia DAntoine REcon 2015 The Cloud 06/19/2015 Exploiting Out-of-Order-Execution 2/46 Cloud Computing (IaaS) Virtual instances Hypervisors

491 views • 46 slides
Support Vector Regression with a Priori Knowledge Used in Order Execution Strategies Based on

Support Vector Regression with a Priori Knowledge Used in Order Execution Strategies Based on

Agenda Order Execution Support Vector Machines Support Vector Regression with a Priori Knowledge Used in Order Execution Strategies Based on VWAP Marcin Orchel AGH University of Science and Technology in Poland Supervisor: prof. Witold

303 views • 11 slides
Implementing out-of-order execution processors IBM 360/91 High performance substrate CSE240A:

Implementing out-of-order execution processors IBM 360/91 High performance substrate CSE240A:

Implementing out-of-order execution processors IBM 360/91 High performance substrate CSE240A: Neha Chachra and Bryan S. Kim Feb. 11, 2010 1 Historical perspective Pipeline RISC Superscalar Out-of-order VLIW SMT 1960 1970 1980 1990

1.01k views • 45 slides
Precise Exceptions and Idea: Have multiple different functional units that take Out-of-Order

Precise Exceptions and Idea: Have multiple different functional units that take Out-of-Order

3/16/17 Multi-Cycle Execution Not all instructions take the same amount of time for execution Precise Exceptions and Idea: Have multiple different functional units that take Out-of-Order Execution different number of cycles

329 views • 10 slides
The Bad Neighbor Out-of-Order Execution and Its Applications Sophia dAntoine November 7th,

The Bad Neighbor Out-of-Order Execution and Its Applications Sophia dAntoine November 7th,

The Bad Neighbor Out-of-Order Execution and Its Applications Sophia dAntoine November 7th, 2017 1 whoami Masters in CS from RPI - Exploiting Intels CPU pipelines Work at Trail of Bits - Senior Security Researcher - Program

1.83k views • 126 slides
Order Cancellations, Fees, and Execution Quality in U.S. Equity Options Todd Griffith University

Order Cancellations, Fees, and Execution Quality in U.S. Equity Options Todd Griffith University

Order Cancellations, Fees, and Execution Quality in U.S. Equity Options Todd Griffith University of Mississippi Dissertation: Essay 1 Abstract Excessive limit order cancellation activity in equity options markets has forced exchange officials

955 views • 58 slides
Caches Out-of-order execution Data flow model Samira Khan Superscalar processor March

Caches Out-of-order execution Data flow model Samira Khan Superscalar processor March

3/21/17 Agenda Logistics Review from last lecture Caches Out-of-order execution Data flow model Samira Khan Superscalar processor March 21, 2017 Caches Final Exam AN AN IN-OR ORDER PIPELINE Integer add Combined

310 views • 13 slides
Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution Jo

Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution Jo

Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution Jo Van Bulck 1 Marina Minkin 2 Ofir Weisse 3 Daniel Genkin 3 Baris Kasikci 3 Frank Piessens 1 Mark Silberstein 2 Thomas F. Wenisch 3 Yuval Yarom 4 Raoul

601 views • 56 slides
Out- -of of- -Order Order Out Tomasulos Algorithm Superscalar CPU Superscalar CPU -

Out- -of of- -Order Order Out Tomasulos Algorithm Superscalar CPU Superscalar CPU -

The Basis of Our Design Out- -of of- -Order Order Out Tomasulos Algorithm Superscalar CPU Superscalar CPU - Allows out-of-order execution - Instructions wait in Reservation Stations - Execute instructions once operands have been

405 views • 7 slides
Register Renaming & Out-of-Order Execution Nima Honarmand Spring 2016 :: CSE 502

Register Renaming & Out-of-Order Execution Nima Honarmand Spring 2016 :: CSE 502

Spring 2016 :: CSE 502 Computer Architecture Register Renaming & Out-of-Order Execution Nima Honarmand Spring 2016 :: CSE 502 Computer Architecture OoO Execution (1/3) Dynamic scheduling Totally in the hardware Also

681 views • 37 slides
Out- -of of- -Order Order Out Superscalar CPU Superscalar CPU Cliff Frey and Vicky Liu May

Out- -of of- -Order Order Out Superscalar CPU Superscalar CPU Cliff Frey and Vicky Liu May

Out- -of of- -Order Order Out Superscalar CPU Superscalar CPU Cliff Frey and Vicky Liu May 6 th , 2005 May 6 th , 2005 6.884 Final Project Presentation The Basis of Our Design Tomasulos Algorithm - Allows out-of-order execution -

651 views • 25 slides
LECTURE 12 Out-of-order execution: Pentium Pro/II/III EXECUTING IA32/IA64 INSTRUCTIONS FAST

LECTURE 12 Out-of-order execution: Pentium Pro/II/III EXECUTING IA32/IA64 INSTRUCTIONS FAST

LECTURE 12 Out-of-order execution: Pentium Pro/II/III EXECUTING IA32/IA64 INSTRUCTIONS FAST Problem: Complex instruction set Solution: Break instructions up into RISC-like micro operations Lengthens decode stage; simplifies execute

1.3k views • 28 slides
Lecture 19: Cache Basics Todays topics: Out-of-order execution Cache hierarchies

Lecture 19: Cache Basics Todays topics: Out-of-order execution Cache hierarchies

Lecture 19: Cache Basics Todays topics: Out-of-order execution Cache hierarchies Reminder: Assignment 7 due on Thursday 1 Multicycle Instructions Multiple parallel pipelines each pipeline can have a different

538 views • 17 slides
Gov 2000: 9. Regression with Two Independent Variables Matthew Blackwell Fall 2016 1 / 62 1.

Gov 2000: 9. Regression with Two Independent Variables Matthew Blackwell Fall 2016 1 / 62 1.

Gov 2000: 9. Regression with Two Independent Variables Matthew Blackwell Fall 2016 1 / 62 1. Why Add Variables to a Regression? 2. Adding a Binary Covariate 3. Adding a Continuous Covariate 4. OLS Mechanics with Two Covariates 5. OLS

919 views • 62 slides
Financial Econometrics Econ 40357 Regression review, Time-series regression Some Necessary Matrix

Financial Econometrics Econ 40357 Regression review, Time-series regression Some Necessary Matrix

Financial Econometrics Econ 40357 Regression review, Time-series regression Some Necessary Matrix Algebra (sorry, cant avoid this) N.C. Mark University of Notre Dame and NBER 2020 1 / 32 Regression review A time series is a sequence of

497 views • 32 slides
Perspec'vesonDarkEnergy beyondthesphericalcow RobertCaldwell Cos

Perspec'vesonDarkEnergy beyondthesphericalcow RobertCaldwell Cos

Perspec'vesonDarkEnergy beyondthesphericalcow RobertCaldwell Cos moo 2008 DartmouthCollege Madison,Wisconsin DarkEnergyEqua/onofState

272 views • 23 slides
RouteBricks: Exploiting Parallelism To Scale Software Routers Mihai Dobrescu & Norbert Egi,

RouteBricks: Exploiting Parallelism To Scale Software Routers Mihai Dobrescu & Norbert Egi,

RouteBricks: Exploiting Parallelism To Scale Software Routers Mihai Dobrescu & Norbert Egi, Katerina Argyraki, Byung-Gon Chun, Kevin Fall, Gianluca Iannaccone, Allan Knies, Maziar Manesh, Sylvia Ratnasamy EPFL, Intel Labs Berkeley,

856 views • 46 slides
Tightening worst-case timing analysis of Tilera-like NoC architecture Hamdi Ayed, Jrme

Tightening worst-case timing analysis of Tilera-like NoC architecture Hamdi Ayed, Jrme

Tightening worst-case timing analysis of Tilera-like NoC architecture Hamdi Ayed, Jrme Ermont, Jean-luc Scharbarg, Christian Fraboul University of Toulouse 18th Euromicro Conference on Real-Time Systems ECRTS 2016 WiP session

640 views • 22 slides
Advanced Scientific Computing with R 2. Objects, Arrays, Lists, File I/O Michael Hahsler

Advanced Scientific Computing with R 2. Objects, Arrays, Lists, File I/O Michael Hahsler

Advanced Scientific Computing with R 2. Objects, Arrays, Lists, File I/O Michael Hahsler Southern Methodist University September 3, 2015 These slides are largely based on An Introduction to R http://CRAN.R-Project.org/ Michael Hahsler

388 views • 21 slides
Cylinder Theory Derivation Andrew Ning We will find the stress in a cylinder by using a free-body

Cylinder Theory Derivation Andrew Ning We will find the stress in a cylinder by using a free-body

Cylinder Theory Derivation Andrew Ning We will find the stress in a cylinder by using a free-body diagram approach (Fig. 1). r is called the radial stress, is the tangential stress or hoop stress, and z is the longitudinal or axial

493 views • 4 slides
3/2/2018 Kerrie A Parr, C-TAGME March 8, 2018 1 1. Identify the frame work for TPA/PC

3/2/2018 Kerrie A Parr, C-TAGME March 8, 2018 1 1. Identify the frame work for TPA/PC

3/2/2018 Kerrie A Parr, C-TAGME March 8, 2018 1 1. Identify the frame work for TPA/PC Milestones and understand the definitions of the various levels used 2. Describe the use of TPA/PC Milestones as a self-reflection, professional

331 views • 12 slides

More recommend