lazy spilling for a time predictable stack cache
play

Lazy Spilling for a Time-Predictable Stack Cache: Implementation and - PowerPoint PPT Presentation

Jun 19, 2023 •5 likes •805 views

Lazy Spilling for a Time-Predictable Stack Cache: Implementation and Analysis Sahar Abbaspour, Alexander Jordan Florian Brandner Embedded Systems Engineering Sect. Unit e dInformatique et dIng. des Syst` emes Technical University of

  1. Lazy Spilling for a Time-Predictable Stack Cache: Implementation and Analysis Sahar Abbaspour, Alexander Jordan Florian Brandner Embedded Systems Engineering Sect. Unit´ e d’Informatique et d’Ing. des Syst` emes Technical University of Denmark ENSTA-ParisTech This work is partially supported by the EC project T-CREST. 1/25

  2. Real-Time Systems Strict timing guarantees • Critical tasks have to be completed in time 2/25

  3. Real-Time Systems Strict timing guarantees • Critical tasks have to be completed in time • Bound Worst-Case Execution Time (WCET) Worst-Case Execution Time Bound Worst-Case Execution Time # Executions Best-Case Execution Time Average Execution Time Overestimation Execution Time 2/25

  4. WCET Analysis Bound longest possible execution time of a program • Covering all potential execution paths • Covering all potential program inputs • Covering all potential hardware states 3/25

  5. WCET Analysis Bound longest possible execution time of a program • Covering all potential execution paths • Covering all potential program inputs • Covering all potential hardware states • Processor pipeline • Branch predictors • Data and instruction caches • Main memory 3/25

  6. Example: Miss/Hit Classification Initial cache state ∗ 0x100 0x200 0x101 0x103 ∗ Cache configuration 2-way set-associative, 1 word blocks, 2 cache lines, LRU replacement 4/25

  7. Example: Miss/Hit Classification Initial cache state ∗ 0x100 0x200 0x101 0x103 0x100 0x200 Classified as hit lw [0x100] 0x101 0x103 ∗ Cache configuration 2-way set-associative, 1 word blocks, 2 cache lines, LRU replacement 4/25

  8. Example: Miss/Hit Classification Initial cache state ∗ 0x100 0x200 0x101 0x103 0x100 0x200 Classified as hit lw [0x100] 0x101 0x103 0x100 0x200 lw [0x105] Classified as miss 0x105 0x101 ∗ Cache configuration 2-way set-associative, 1 word blocks, 2 cache lines, LRU replacement 4/25

  9. Example: Miss/Hit Classification Initial cache state ∗ 0x100 0x200 0x101 0x103 0x100 0x200 Classified as hit lw [0x100] 0x101 0x103 0x100 0x200 lw [0x105] Classified as miss 0x105 0x101 ?? ?? lw [??] Classification unclear ?? ?? ∗ Cache configuration 2-way set-associative, 1 word blocks, 2 cache lines, LRU replacement 4/25

  10. Example: Miss/Hit Classification Initial cache state ∗ 0x100 0x200 0x101 0x103 0x100 0x200 Classified as hit lw [0x100] 0x101 0x103 0x100 0x200 lw [0x105] Classified as miss 0x105 0x101 ?? ?? lw [??] Classification unclear ?? ?? Main challenge The abstract cache state of the analysis depends on the precise address and order of the executed memory accesses. ∗ Cache configuration 2-way set-associative, 1 word blocks, 2 cache lines, LRU replacement 4/25

  11. Context-Sensitivity Miss/hit classification requires • Precise information to disambiguate addresses • High levels of context-sensitivity • High levels of virtual loop unrolling • Analysis effort is multiplied accordingly 5/25

  12. Context-Sensitivity Miss/hit classification requires • Precise information to disambiguate addresses • High levels of context-sensitivity • High levels of virtual loop unrolling • Analysis effort is multiplied accordingly Main problem Subsequent phases of WCET analysis suffer from high complexity due to this virtual code duplication. 5/25

  13. Alternative Solution Predictable caching • Dedicated caches designed for analyzability/predictability • Easy to analyze • Simple hardware design • Requiring no/little information on accesses addresses 6/25

  14. Alternative Solution Predictable caching • Dedicated caches designed for analyzability/predictability • Easy to analyze • Simple hardware design • Requiring no/little information on accesses addresses In this work Time-predictable caching of stack data using a stack cache . 6/25

  15. What is a Stack Cache? Dedicated cache for stack data • Simple ring buffer ( FIFO replacement ) • All stack accesses are guaranteed hits (no need to analyze them) • Dedicated stack control instructions (need to be analyzed) sres x : reserve x blocks on the stack • • sfree x : free x blocks on the stack sens x : ensure that at least x blocks are cached • • Intuitively: a cache window following the stack top • Implemented as two pointers • MT : Memory-Top • ST : Stack-Top 7/25

  16. Example: Stack Cache (1) function A() function B() function C() (2) sres 2 sres 3 sres 2 (3) call B() call C() sfree 2 (4) sens 2 sens 3 (5) call C() call C() (6) sens 2 sens 3 (7) sfree 2 sfree 3 Logical stack MT ↿ MT ↿ ↾ ST Stack cache ∗ MT ↿ ∗ Cache configuration: 4 blocks 8/25

  17. Example: Stack Cache (1) function A() function B() function C() (2) sres 2 ← sres 3 sres 2 (3) call B() call C() sfree 2 (4) sens 2 sens 3 (5) call C() call C() (6) sens 2 sens 3 (7) sfree 2 sfree 3 Logical stack A A MT ↿ MT ↿ ↾ ST Stack cache ∗ A A MT ↿ ∗ Cache configuration: 4 blocks 8/25

  18. Example: Stack Cache (1) function A() function B() function C() (2) sres 2 sres 3 sres 2 (3) call B() ← call C() sfree 2 (4) sens 2 sens 3 (5) call C() call C() (6) sens 2 sens 3 (7) sfree 2 sfree 3 Logical stack A A MT ↿ MT ↿ ↾ ST Stack cache ∗ A A MT ↿ ∗ Cache configuration: 4 blocks 8/25

  19. Example: Stack Cache (1) function A() function B() function C() sres 3 ← (2) sres 2 sres 2 (3) call B() call C() sfree 2 (4) sens 2 sens 3 (5) call C() call C() (6) sens 2 sens 3 (7) sfree 2 sfree 3 Logical stack A A B B B MT ↿ MT ↿ ↾ ST Stack cache ∗ A B B B MT ↿ spill 1 block ∗ Cache configuration: 4 blocks 8/25

  20. Example: Stack Cache (1) function A() function B() function C() (2) sres 2 sres 3 sres 2 call C() ← (3) call B() sfree 2 (4) sens 2 sens 3 (5) call C() call C() (6) sens 2 sens 3 (7) sfree 2 sfree 3 Logical stack A A B B B MT ↿ MT ↿ ↾ ST Stack cache ∗ A B B B MT ↿ ∗ Cache configuration: 4 blocks 8/25

  21. Example: Stack Cache (1) function A() function B() function C() sres 2 ← (2) sres 2 sres 3 (3) call B() call C() sfree 2 (4) sens 2 sens 3 (5) call C() call C() (6) sens 2 sens 3 (7) sfree 2 sfree 3 Logical stack A A B B B C C MT ↿ MT ↿ ↾ ST Stack cache ∗ B B C C MT ↿ spill 2 blocks ∗ Cache configuration: 4 blocks 8/25

  22. Example: Stack Cache (1) function A() function B() function C() (2) sres 2 sres 3 sres 2 sfree 2 ← (3) call B() call C() (4) sens 2 sens 3 (5) call C() call C() (6) sens 2 sens 3 (7) sfree 2 sfree 3 Logical stack A A B B B MT ↿ MT ↿ ↾ ST Stack cache ∗ B B MT ↿ ∗ Cache configuration: 4 blocks 8/25

  23. Example: Stack Cache (1) function A() function B() function C() (2) sres 2 sres 3 sres 2 (3) call B() call C() sfree 2 sens 3 ← (4) sens 2 (5) call C() call C() (6) sens 2 sens 3 (7) sfree 2 sfree 3 Logical stack A A B B B MT ↿ MT ↿ ↾ ST Stack cache ∗ B B B MT ↿ fill 1 block ∗ Cache configuration: 4 blocks 8/25

  24. Example: Stack Cache (1) function A() function B() function C() (2) sres 2 sres 3 sres 2 (3) call B() call C() sfree 2 (4) sens 2 sens 3 call C() ← (5) call C() (6) sens 2 sens 3 (7) sfree 2 sfree 3 Logical stack A A B B B MT ↿ MT ↿ ↾ ST Stack cache ∗ B B B MT ↿ ∗ Cache configuration: 4 blocks 8/25

  25. Example: Stack Cache (1) function A() function B() function C() sres 2 ← (2) sres 2 sres 3 (3) call B() call C() sfree 2 (4) sens 2 sens 3 (5) call C() call C() (6) sens 2 sens 3 (7) sfree 2 sfree 3 Logical stack A A B B B C C MT ↿ MT ↿ ↾ ST Stack cache ∗ B B C C MT ↿ spill 1 block ∗ Cache configuration: 4 blocks 8/25

  26. Example: Stack Cache (1) function A() function B() function C() (2) sres 2 sres 3 sres 2 sfree 2 ← (3) call B() call C() (4) sens 2 sens 3 (5) call C() call C() (6) sens 2 sens 3 (7) sfree 2 sfree 3 Logical stack A A B B B MT ↿ MT ↿ ↾ ST Stack cache ∗ B B MT ↿ ∗ Cache configuration: 4 blocks 8/25

  27. Example: Stack Cache (1) function A() function B() function C() (2) sres 2 sres 3 sres 2 (3) call B() call C() sfree 2 (4) sens 2 sens 3 (5) call C() call C() sens 3 ← (6) sens 2 (7) sfree 2 sfree 3 Logical stack A A B B B MT ↿ MT ↿ ↾ ST Stack cache ∗ B B B MT ↿ fill 1 block ∗ Cache configuration: 4 blocks 8/25

  28. Example: Stack Cache (1) function A() function B() function C() (2) sres 2 sres 3 sres 2 (3) call B() call C() sfree 2 (4) sens 2 sens 3 (5) call C() call C() (6) sens 2 sens 3 sfree 3 ← (7) sfree 2 Logical stack A A MT ↿ MT ↿ ↾ ST Stack cache ∗ MT ↿ ∗ Cache configuration: 4 blocks 8/25

  29. Example: Stack Cache (1) function A() function B() function C() (2) sres 2 sres 3 sres 2 (3) call B() call C() sfree 2 (4) sens 2 ← sens 3 (5) call C() call C() (6) sens 2 sens 3 (7) sfree 2 sfree 3 Logical stack A A MT ↿ MT ↿ ↾ ST Stack cache ∗ A A MT ↿ fill 2 blocks ∗ Cache configuration: 4 blocks 8/25

  30. Example: Stack Cache (1) function A() function B() function C() (2) sres 2 sres 3 sres 2 (3) call B() call C() sfree 2 (4) sens 2 sens 3 (5) call C() ← call C() (6) sens 2 sens 3 (7) sfree 2 sfree 3 Logical stack A A MT ↿ MT ↿ ↾ ST Stack cache ∗ A A MT ↿ ∗ Cache configuration: 4 blocks 8/25

Download Presentation
Download Policy: The content available on the website is offered to you 'AS IS' for your personal information and use only. It cannot be commercialized, licensed, or distributed on other websites without prior consent from the author. To download a presentation, simply click this link. If you encounter any difficulties during the download process, it's possible that the publisher has removed the file from their server.

Recommend

A Time Predictable Instruction Cache for a Java Processor Martin Schoeberl Overview

A Time Predictable Instruction Cache for a Java Processor Martin Schoeberl Overview

A Time Predictable Instruction Cache for a Java Processor Martin Schoeberl Overview Motivation Cache Performance Java Properties Method Cache WCET Analysis Results Conclusion, Future Work JOP Method Cache 2

533 views • 25 slides
1 Classifying cache misses Cache Organization Classifying misses by causes (3Cs) Cache size,

1 Classifying cache misses Cache Organization Classifying misses by causes (3Cs) Cache size,

Cache Performance Metrics Cache miss rate: number of cache misses divided by number of accesses Lecture 14: Hardware Approaches for Cache Optimizations Cache hit time: the time between sending address and data returning from cache Cache

608 views • 4 slides
1 From Stack Traces to Lazy Rewriting Sequences Stephen Chang , Eli Barzilay, John Clements*,

1 From Stack Traces to Lazy Rewriting Sequences Stephen Chang , Eli Barzilay, John Clements*,

1 From Stack Traces to Lazy Rewriting Sequences Stephen Chang , Eli Barzilay, John Clements*, Matthias Felleisen Northeastern University *California Polytechnic State University 10/5/2011 2 Debugging lazy programs is hard. 3 Freja (Nilsson

976 views • 85 slides
Compilers Spilling Alex Aiken Spilling What happens if the graph coloring heuristic fails to

Compilers Spilling Alex Aiken Spilling What happens if the graph coloring heuristic fails to

Compilers Spilling Alex Aiken Spilling What happens if the graph coloring heuristic fails to find a coloring? In this case, we cant hold all values in registers. Some values are spilled to memory Alex Aiken Spilling What if

340 views • 16 slides
1 Trace Cache Summary of Reducing Cache Hit Time Trace: a dynamic sequence of Small and simple

1 Trace Cache Summary of Reducing Cache Hit Time Trace: a dynamic sequence of Small and simple

Improving Cache Performance 1. Reducing miss rates 3. Reducing miss penalty or miss rates via parallelism Larger block size Lecture 18: Reducing Cache Hit Non-blocking caches larger cache size Time and Main Memory Design

285 views • 3 slides
Web Cache Consistency Web Cache Consistency Web Cache Consistency Web Cache Consistency

Web Cache Consistency Web Cache Consistency Web Cache Consistency Web Cache Consistency

Web Cache Consistency Web Cache Consistency Web Cache Consistency Web Cache Consistency Requirements of performance, availability, and disconnected operation require us to relax the goal of semantic transparency. - HTTP 1.1 specification

598 views • 13 slides
mutexes / barriers / monitors 1 last time cache coherency multiple cores, each with own cache

mutexes / barriers / monitors 1 last time cache coherency multiple cores, each with own cache

mutexes / barriers / monitors 1 last time cache coherency multiple cores, each with own cache at most one cache with modifjed value watch other processors accesses to monitor value use invalidation to prevent others from getting modifjed

757 views • 75 slides
Experiments for Time-Predictable Execution of GPU Kernels Flavio Kreiliger, Joel Matjka, Michal

Experiments for Time-Predictable Execution of GPU Kernels Flavio Kreiliger, Joel Matjka, Michal

Experiments for Time-Predictable Execution of GPU Kernels Flavio Kreiliger, Joel Matjka, Michal Sojka and Zdenk Hanzlek OSPERT 2019 July 9, 2019, Stuttgart, Germany F. Kreiliger et al. Experiments for Time-Predictable Execution of GPU

788 views • 50 slides
HVM TP : A Time Predictable and Portable Java Virtual Machine for Hard Real-Time Embedded Systems

HVM TP : A Time Predictable and Portable Java Virtual Machine for Hard Real-Time Embedded Systems

HVM TP : A Time Predictable and Portable Java Virtual Machine for Hard Real-Time Embedded Systems JTRES 2014 Kasper Se Luckow 1 Bent Thomsen 1 Stephan Erbs Korsholm 2 1 Department of Computer Science 2 VIA University College Aalborg University

339 views • 17 slides
The Time-predictable Multicore Architecture T-CREST Martin Schoeberl Technical University of

The Time-predictable Multicore Architecture T-CREST Martin Schoeberl Technical University of

The Time-predictable Multicore Architecture T-CREST Martin Schoeberl Technical University of Denmark New Architectures Needed n Design a computer architecture for real-time systems t Worst-case execution time (WCET) is the main design

749 views • 33 slides
Caches Electronic Computers M Caches 1 Cache LOCALITY PRINCIPLE (SPATIAL AND TEMPORAL)

Caches Electronic Computers M Caches 1 Cache LOCALITY PRINCIPLE (SPATIAL AND TEMPORAL)

Caches Electronic Computers M Caches 1 Cache LOCALITY PRINCIPLE (SPATIAL AND TEMPORAL) WORKING SET CPU Cache Registers Cache I lev. Cache II lev. Cache III lev. Memory Disk Tape The cache is a memory with an access time some

572 views • 55 slides
Imagine for a moment @trentmwillis Lazy Loading Engines: Anything But Lazy Engines allow

Imagine for a moment @trentmwillis Lazy Loading Engines: Anything But Lazy Engines allow

Imagine for a moment @trentmwillis Lazy Loading Engines: Anything But Lazy Engines allow multiple logical applications to be composed together into a single application from the users perspective. - Engine RFC Lazy Loading Engines.

1.44k views • 78 slides
Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive

Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive

Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems Sebastian Altmeyer, Robert I. Davis, Claire Maiza RTSS 2011, Vienna 1 Cache Related Pre-emption Delay Useful Cache Blocks Evicting Cache Blocks

644 views • 36 slides
Memory Hierarchy: Cache Memory hierarchy Cache basics Locality Cache organization Cache-aware

Memory Hierarchy: Cache Memory hierarchy Cache basics Locality Cache organization Cache-aware

Memory Hierarchy: Cache Memory hierarchy Cache basics Locality Cache organization Cache-aware programming How does execution time grow with SIZE? int[] array = new int[SIZE]; fillArrayRandomly(array); int s = 0; for (int i = 0; i <

847 views • 48 slides
Evaluating Call-by-need on the Control Stack Stephen Chang, David Van Horn, Matthias Felleisen

Evaluating Call-by-need on the Control Stack Stephen Chang, David Van Horn, Matthias Felleisen

Evaluating Call-by-need on the Control Stack Stephen Chang, David Van Horn, Matthias Felleisen Northeastern University Lazy Abstract Machines Sharing implemented with: heap Lazy Abstract Machines Sharing implemented with: heap

1.1k views • 88 slides
Tracking Predictable Drifting Parameters Paulo Serra of a Time Series The Model Joint work with

Tracking Predictable Drifting Parameters Paulo Serra of a Time Series The Model Joint work with

Tracking Predictable Drifting Parameters of a Time Series Tracking Predictable Drifting Parameters Paulo Serra of a Time Series The Model Joint work with Eduard Belitser Results Examples of Parameter Variation Paulo Serra

348 views • 22 slides
Photon BackTracker in LArSoft J. Stock, J Reichenbacher. South Dakota School of Mines and

Photon BackTracker in LArSoft J. Stock, J Reichenbacher. South Dakota School of Mines and

Photon BackTracker in LArSoft J. Stock, J Reichenbacher. South Dakota School of Mines and Technology. December 14, 2016. Photon Detector Sim/Reco Meeting./SNB-LowEnergy Meeting Why do we need Photon Backtracking? Position Studies. The

677 views • 14 slides
PostgreSQL, pgAdmin, and JOINs PDBM 7.37.3.1.5 Dr. Chris Mayfield Department of Computer

PostgreSQL, pgAdmin, and JOINs PDBM 7.37.3.1.5 Dr. Chris Mayfield Department of Computer

PostgreSQL, pgAdmin, and JOINs PDBM 7.37.3.1.5 Dr. Chris Mayfield Department of Computer Science James Madison University Feb 06, 2020 What is PostgreSQL? PostgreSQL is a powerful, open source object-relational database system. . .

768 views • 18 slides
Action recognition Cordelia Schmid INRIA Grenoble Action recognition examples Short

Action recognition Cordelia Schmid INRIA Grenoble Action recognition examples Short

Action recognition Cordelia Schmid INRIA Grenoble Action recognition examples Short actions, i.e. answer phone, shake hands answer phone hand shake Hollywood dataset Action recognition examples Activities/events, i.e.

615 views • 18 slides
EQUAL Encyclopaedic QA for Lists Iustin Dornescu Research Group in Computational Linguistics,

EQUAL Encyclopaedic QA for Lists Iustin Dornescu Research Group in Computational Linguistics,

Semantic QA: my vision for the future EQUAL Implementation details EQUAL Encyclopaedic QA for Lists Iustin Dornescu Research Group in Computational Linguistics, University of Wolverhampton, UK October 2, 2009 Iustin Dornescu CLEF

365 views • 14 slides
Modeling Islamist Extremist Communications on Social Media using Religion, Ideology and Hate

Modeling Islamist Extremist Communications on Social Media using Religion, Ideology and Hate

Modeling Islamist Extremist Communications on Social Media using Religion, Ideology and Hate Contexts Ugur Kursuncu, PhD University of South Carolina @UgurKursuncu Ugur Kursuncu, Manas Gaur, Carlos Castillo, Amanuel Alambo, Krishnaprasad

660 views • 26 slides
DISCO: Sidestepping RPKIs Deployment Barriers Tomas Hlavacek 1 Italo Cunha 23 Yossi Gilad 4 Amir

DISCO: Sidestepping RPKIs Deployment Barriers Tomas Hlavacek 1 Italo Cunha 23 Yossi Gilad 4 Amir

DISCO: Sidestepping RPKIs Deployment Barriers Tomas Hlavacek 1 Italo Cunha 23 Yossi Gilad 4 Amir Herzberg 5 Ethan Katz-Bassett 3 Michael Schapira 4 Haya Shulman 1 1 Fraunhofer SIT 2 Universidade Federal de Minas Gerais 3 Columbia University 4

540 views • 34 slides
A RELOAD Usage for Distributed Conference Control (DisCo) Update draft-knauf-p2psip-disco-02

A RELOAD Usage for Distributed Conference Control (DisCo) Update draft-knauf-p2psip-disco-02

A RELOAD Usage for Distributed Conference Control (DisCo) Update draft-knauf-p2psip-disco-02 Alexander Knauf, Gabriel Hege Thomas Schmidt, Matthias Whlisch alexander.knauf@haw-hamburg.de, hege@fhtw-berlin.de,

251 views • 14 slides
Presented by Jonathan Walpole (based on a slide set from Vidhya Sivasankaran) Outline Goal

Presented by Jonathan Walpole (based on a slide set from Vidhya Sivasankaran) Outline Goal

Disco : Running commodity operating systems on scalable multiprocessors Edouard et al. Presented by Jonathan Walpole (based on a slide set from Vidhya Sivasankaran) Outline Goal Problems & Solution Virtual Machine Monitors(VMM)

585 views • 25 slides

More recommend